SmartDV Heads to ChipEx2019 in Israel with Extensive Design and Verification IP Portfolio

SAN JOSE, Calif., May 07, 2019 (GLOBE NEWSWIRE) --

WHO: SmartDV™ Technologies, the Proven and Trusted choice for Verification Intellectual Property (VIP), Design IP and verification services

WHAT: Will feature its extensive portfolio of Verification IP and Design IP compatible with all verification languages, platforms and methodologies at ChipEx2019, the annual conference of the Israeli Microelectronics Industry. Also highlighted will be SmartDV’s proprietary SmartCompiler™ that automates rapid creation and customization of its Design and Verification IP in use at more than 120 leading networking, storage, wireless and memory companies.

WHEN: Monday, May 13

WHERE: Tel Aviv Convention Center, Tel Aviv, Israel

About SmartDV
SmartDV™ Technologies is the Proven and Trusted choice for Verification and Design IP with the best customer service from more than 250 experienced ASIC and SoC design and verification engineers. Its high-quality standard or custom protocol Verification and Design IP is compatible with all verification languages, platforms and methodologies supporting all simulation, emulation and formal verification tools used in a coverage-driven chip design verification flow. The result is Proven and Trusted Verification and Design IP used in hundreds of networking, storage, automotive, bus, MIPI and display chip projects throughout the global electronics industry. SmartDV is headquartered in Bangalore, India, with U.S. headquarters in San Jose, Calif. Visit www.Smart-DV.com to learn more.

Connect with SmartDV at:
Linkedin: https://www.linkedin.com/company/smartdv-technologies/about/
Twitter: @SmartDV 

For more information, contact: 

Nanette Collins                                     
Public Relations for SmartDV
(617) 437-1822                                                  
nanette@nvc.com                    

 

SmartDV Logo Green 2500px.png




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Breaking Down Chip Design Functional Verification with Breker’s Adnan Hamid
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Welcome Back to DAC – in Person – in San Francisco
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Why Automate Traceability?
Jobs
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
CSM Design Verification Lead for Apple Inc at Cupertino, California
NAND Hardware Engineer for Apple Inc at Cupertino, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Upcoming Events
RISC-V Summit 2021 - Virtually or in-person at Moscone Center West Hall 747 Howard St San Francisco CA - Dec 6 - 8, 2021
Where is the Functional Safety Standard and Why Adopt It? at Design Automation Conference Moscone West, Room 3001 San Francisco CA - Dec 6, 2021
Semicon West Hybrid 2021 at Moscone North and South San Francisco, CA - Dec 7 - 9, 2021
67th Annual IEEE International Electron Devices Meeting at Hilton San Francisco Union Square hotel San Francisco - Dec 11 - 15, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise