OneSpin Solutions to Showcase Full Complement of IC Integrity Solutions at 56th DAC

MUNICH, Germany, May 29, 2019 (GLOBE NEWSWIRE) --

WHO: OneSpin® Solutions, provider of certified IC integrity verification solutions for building functionally correct, safe, secure and trusted integrated circuits

WHAT: Will use its Booth (#308) at the 56th Design Automation Conference (DAC) to feature its full complement of certified IC integrity verification solutions. Included are its Formal RISC-V Verification™ App, the first App in the OneSpin RISC-V Integrity™ Verification Solution for safety- and security-critical applications, and OneSpin 360 EC-FPGA’s expanding support for a variety of field programmable gate array (FPGA) families.

WHEN: Monday-Wednesday, June 3-5, from 10 a.m. until 6 p.m.

WHERE: Las Vegas Convention Center in Las Vegas, Nev.

OneSpin recently unveiled the Formal RISC-V Verification App, the first App in the OneSpin RISC-V Integrity Verification Solution for safety- and security-critical applications. It also announced OneSpin 360 EC-FPGA support for three new Intel® field programmable gate array (FPGA) families used in high-bandwidth applications. They include Cyclone® V using Intel Quartus® Prime Standard Edition software for synthesis and place-and-route, and Stratix® 10 and Arria® 10 with Intel Quartus® Prime Pro Edition software for synthesis and place-and-route.

DAC attendees can schedule demonstrations by visiting http://www.onespin.com/dac.

Nicolae Tusinschi, product specialist, design verification at OneSpin, will present, “Unbounded Formal Verification of RISC-V CSRs with Interval Property Checking,” during the Designer Track Session, “ New Frontiers in Formal and Static Verification.” The session will be held Monday from 10:30 a.m. until noon in Room N262.

During the Designer/IP Track Poster Networking Reception Monday beginning at 5 p.m., Sasa Stamenkovic, OneSpin’s senior field application engineering, will be available to discuss “ Advances in Formal Connectivity Checking –– A Case Study on a Multi-Billion-Gate SoC.”

OneSpin will host “Verified,” the annual celebration of the verification ecosystem, at Topgolf Las Vegas at MGM Grand Monday, June 3, during DAC. A limited number of tickets is available from OneSpin or its co-hosts Agnisys, AMIQ EDA, Avery Design Systems, Blue Pearl Software, Breker Verification Systems, Concept Engineering, Dassault Systèmes, Imperas, Semifore and Verific Design Automation.

About OneSpin Solutions
OneSpin Solutions is a leading provider of certified IC integrity verification solutions for building functionally correct, safe, secure and trusted integrated circuits. These solutions are based on OneSpin's widely used formal verification technology and assure the integrity of SoCs, ASICs and FPGAs. Headquartered in Munich, Germany, OneSpin partners with leaders worldwide in automotive and industrial applications; defense; avionics; artificial intelligence and machine learning; consumer electronics; and communications. Its advanced solutions are well-suited for developing heterogeneous computing platforms, using programmable logic, and designing and integrating processor cores, such as RISC-V. OneSpin's customer-oriented commitment is fundamental to its growth and success. OneSpin: Assuring IC Integrity. Visit www.OneSpin.com to learn more.

Connect with OneSpin at:
Twitter: @OneSpinSolution
LinkedIn: https://www.linkedin.com/company/onespin-solutions
Facebook: https://www.facebook.com/OneSpinSolutions

OneSpin, OneSpin Solutions and the OneSpin logo are trademarks of OneSpin Solutions GmbH. All other trademarks are the property of their respective owners.

For more information, contact:
Nanette Collins                         
Public Relations for OneSpin Solutions      
(617) 437-1822                                                  
nanette@nvc.com

OneSpin Signet Claim 2019 f01 rgb.png




Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Smart Assembly of SoC Designs
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
D2S Brings GPU Acceleration to Semiconductor Design and Manufacturing
Jobs
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Layout Engineer for EDA Careers at EAST COAST, California
Upcoming Events
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
SEMICON West 2020 - Virtual Event at - Jul 20 - 23, 2020
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise