Synopsys Design and Verification Solutions Enable Astera Labs to Develop Industry's First PCIe 5.0 Retimer SoC

Industry's First Full-chip Implementation and Verification Completed Entirely on Amazon Web Services Cloud

MOUNTAIN VIEW, Calif., May 30, 2019 — (PRNewswire) —   Synopsys, Inc. (Nasdaq: SNPS) today announced that Astera Labs successfully utilized Synopsys' Fusion Design Platform, Verification Continuum Platform, and Design Services to develop its breakthrough connectivity technology for next-generation servers, all running on Amazon Web Services (AWS). The collaboration represents two game-changing industry milestones: the first large-scale design fully implemented and verified from start to finish on a third-party public cloud, and the industry's first PCIe 5.0 retimer for heterogenous compute and workload-optimized servers.  

"At Astera Labs, we are intensely focused on delivering high-quality solutions to our customers. We collaborated with Synopsys, a leader in EDA tools and PCIe technology, to ensure our products meet PCIe Gen-5 specifications and are geared for high-volume manufacturing," said Jitendra Mohan, chief executive officer at Astera Labs. "Our High-Performance Compute (HPC) infrastructure is hosted entirely on AWS and we heavily leveraged the scale of AWS and the cloud-scalability of Synopsys tools to accelerate our development schedule."

"We are excited to collaborate with Synopsys, a market leader in chip design and verification software. Together, we are providing groundbreaking cloud solutions for our mutual semiconductor customers, which represent a significant milestone, creating smart products and devices for solutions involving IoT, machine learning, artificial intelligence, and big data," said Terry Wise, vice president, Channels and Alliances, Amazon Web Services, Inc. "By leveraging the power of AWS, Synopsys is able to further semiconductor innovation and help Astera Labs reduce time-to-results."

"In our collaboration with industry leaders and our ecosystem, we continue to work closely with innovators to enable next-generation designs with a broad and complete solution," said Deirdre Hanford, co-general manager of the Design Group at Synopsys. "Our collaboration with pioneers such as Astera Labs breaks new ground in what can be achieved in combining leading EDA technology and cloud computing."

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Editorial Contact:
James Watts
Synopsys, Inc.
650-584-1625 
jwatts@synopsys.com

 

Cision View original content: http://www.prnewswire.com/news-releases/synopsys-design-and-verification-solutions-enable-astera-labs-to-develop-industrys-first-pcie-5-0-retimer-soc-300858941.html

SOURCE Synopsys, Inc.

Contact:
Company Name: Synopsys, Inc., Astera Labs
Web: http://www.synopsys.com
Financial data for Synopsys, Inc., Astera Labs




Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating IP and SoC Development
Jobs
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Test and Measurement System Architect for Xilinx at San Jose, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Upcoming Events
Virtual ASMC 2021 at United States - May 10 - 12, 2021
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
True Circuits PHY



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise