SmartDV to Feature Smart ViPDebug, Extensive Portfolio of Verification, Design, Assertion, Post-Silicon IP, Synthesizable Transactors at ES Design West

SAN JOSE, Calif., June 27, 2019 (GLOBE NEWSWIRE) --

WHO: SmartDV™ Technologies, the Proven and Trusted choice for Verification Intellectual Property (VIP) supporting simulation emulation, field programmable gate array (FPGA), formal models and post-silicon validation platforms, Design IP and rapid customized VIP and Design IP development 

WHAT: Will demonstrate Smart ViPDebug™, a protocol debugger that rapidly identifies violations through linked waveform and transaction database views to reduce debug time in booth #2226 at ES Design West, a co-located event at SEMICON West. Highlighted will be SmartDV’s comprehensive portfolio of VIP compatible with all verification languages, platforms and methodologies, Design IP, SimXL™ portfolio of Synthesizable Transactors, assertion IP and post-silicon VIP. Featured VIP will be its new OpenCAPI, Compute Express Link (CXL), Ethernet Time-Sensitive Networking (TSN) and TileLink interconnect standards.
WHEN: Tuesday through Thursday, July 9-11. ES Design West attendees can schedule demonstrations through:

WHERE: Moscone Center South Hall in San Francisco

Bipul Talukdar, SmartDV’s director of Applications Engineering North America, will present “ Design Successes with Verification IP” as part of the ES Design West “Meet the Experts” Advanced Applications session Thursday, July 11, at 3:10pm. It will be held at the SMART Design Pavilion.

About SmartDV

SmartDV™ Technologies is the Proven and Trusted choice for Verification and Design IP with the best customer service from more than 250 experienced ASIC and SoC design and verification engineers. Its high-quality standard or custom protocol Verification and Design IP are compatible with all verification languages, platforms and methodologies supporting all simulation, emulation and formal verification tools used in a coverage-driven chip design verification flow. The result is Proven and Trusted Verification and Design IP used in hundreds of networking, storage, automotive, bus, MIPI and display chip projects throughout the global electronics industry. SmartDV is headquartered in Bangalore, India, with U.S. headquarters in San Jose, Calif. Visit SmartDV to learn more.

Connect with SmartDV at:
Twitter: @SmartDV

For more information, contact:
Nanette Collins                                     
Public Relations for SmartDV
(617) 437-1822                                         

Primary Logo

Review Article Be the first to review this article
Featured Video
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Principal Design Verification Engineer for NXP Semiconductors at San Jose, California
Systems Engineer/Product Definer for Cirrus Logic, Inc. at San Francisco,, California
Senior Design Verification Engineer for Arteris IP at Campbell, California
Hardware Engineer - Entry Level for Apple Inc at Cupertino, California
ASIC Design Engineer, Entry Level for NXP Semiconductors at San Jose, California
Upcoming Events
SEMICON Korea 2022 Hybrid at United States - Feb 9 - 11, 2022
DVCon U.S. 2022 at Virtual CA - Feb 28 - 3, 2022
DATE '22: Design, Automation and Test in Europe at Antwerp Belgium - Mar 14 - 23, 2022
DesignCon 2022 at Santa Clara CA - Apr 5 - 7, 2022

© 2022 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise