Cadence Digital Full Flow Achieves Certification for Samsung Foundry 5LPE Process Technology

Highlights:

  • Samsung Foundry confirmed that the Cadence tools meet its stringent technology requirements, providing customers with optimal PPA
  • Cadence flow was certified using the Arm Cortex-A53 and Cortex-A57 cores for the 5LPE process

SAN JOSE, Calif. — (BUSINESS WIRE) — July 2, 2019 — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that the Cadence® digital full flow has achieved certification for the Samsung Foundry 5nm Low-Power Early (5LPE) process with Extreme Ultraviolet (EUV) lithography technology. The Cadence tools have been confirmed to meet Samsung Foundry’s technology requirements, which let customers who produce high-end products for the mobile, networking, server and automotive markets attain optimal power, performance and area (PPA).

“As part of our longstanding collaboration with Cadence, we’ve confirmed that its digital full-flow meets and exceeds the requirements for designing with the 5LPE process technology,” said Jung Yun Choi, vice president of the Design Technology Team at Samsung Electronics. “By deploying the latest Cadence market-leading digital flow and Samsung advanced-node technology, customers can confidently create innovative designs for emerging high-end markets such as the mobile, networking, server, automotive, industrial, and artificial intelligence markets.”

The Cadence digital flow was certified by Samsung using the Arm Cortex®-A53 and Cortex-A57 cores for the 5LPE process. To ensure the Cadence flow is easy to understand and use, it incorporates a Cadence flow manager with a common user interface across the complete toolset. The Cadence tools optimized for the Samsung 5LPE process include the Genus Synthesis Solution, Innovus Implementation System, Joules RTL Power Solution, Conformal® Equivalence Checking, Conformal Low Power, Modus DFT Software Solution, Quantus Extraction Solution, Tempus Timing Signoff Solution, Voltus IC Power Integrity Solution, Physical Verification System, Litho Physical Analyzer and Cadence CMP Predictor. For more information on the Cadence digital and signoff full flow, please visit www.cadence.com/go/dands5lpe.

“Through our ongoing collaboration with Samsung Foundry, we’re making it faster and easier for customers to create advanced-node designs in an age of increasing complexity,” said KT Moore, vice president, product management in the Digital & Signoff Group at Cadence. “The powerful combination of the Cadence digital implementation and signoff full-flow, Samsung 5LPE process, and Arm cores gives customers access to the latest technologies to optimize PPA and create tomorrow’s innovations.”

The integrated Cadence digital full-flow provides a fast path to design closure and better predictability and supports the company’s overall Intelligent System Design strategy, enabling advanced-node system-on-chip (SoC) design excellence.

About Cadence

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence’s software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at cadence.com.

© 2019 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. Arm and Cortex are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All other trademarks are the property of their respective owners.



Contact:

Cadence Newsroom
408-944-7039
Email Contact

Aldec

Shift Left with Calibre

Featured Video
Jobs
FPGA Design Verification Engineer for General Dynamics Mission Systems at Dedham, Massachusetts
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
RF Design Engineer for Blockwork IT at San Francisco, California
ASIC Verification Engineer, GPU - New College Grad 2024 for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Electrical Engineer - ASIC/FPGA for General Dynamics Mission Systems at Florham Park, New Jersey
Upcoming Events
North America Technology Symposium at Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA - Apr 24, 2024
IP-SOC Silicon Valley 24 at Hyatt Regency Santa Clara 5101 Great America Parkway, Santa Clara CA - Apr 25, 2024
MEMS & Sensors Technical Congress - MSTC 2024 at University of California, Los Angeles 405 Hilgard Avenue, Covel Commons in Sunset Village, Housing at Luskin Center Los Angeles CA - May 1 - 2, 2024
ChipEx2024 at Tel-Aviv Expo Center & Hilton Hotel Tel-aviv Israel - May 7 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise