Innovium Adopts the Cadence Innovus Implementation System for Its Highly Scalable Switch Silicon Family for Data Centers

SAN JOSE, Calif. — (BUSINESS WIRE) — July 18, 2019 — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Innovium, a leading provider of innovative data center switching silicon solutions, has adopted the Cadence® Innovus Implementation System for its 16nm TERALYNX 12.8Tbps ethernet switches for data centers. For more information on the Cadence Innovus Implementation System, please visit www.cadence.com/go/innovusics.

The size and complexity of the highly innovative Innovium designs require high-capacity, fast and accurate design tools for advanced-node design implementation. The Cadence Innovus Implementation System provides Innovium with the following benefits:

  • Massively parallel architecture: Lets Innovium handle large design sizes with multi-threading on multi-core workstations and distributed processing over networks of computers.
  • GigaPlace solver-based placement technology: Provides Innovium with a slack-driven, pin access-aware placer that improves electrical and physical design convergence at advanced nodes.
  • Multi-threaded, layer-aware optimization engine: Enables Innovium to reduce dynamic and leakage power with the engine’s timing- and power-driven capabilities. With the comprehensive power reduction techniques inside the Innovus Implementation System, Innovium reduced power consumption by the end of the implementation stage to within 2% of final signoff power.
  • Core engine technologies: Offers Innovium access to innovative implementation technologies for FinFET process nodes such as IR-aware placement, clock skewing for power, continuous congestion monitoring and optimized routers for handling self-aligned double patterning, meeting power, performance and area (PPA) goals.

“Our highly skilled engineering team is always pushing the limits of massive, advanced-node SoC designs, and the Cadence Innovus Implementation System enabled us to achieve our PPA goals and overall engineering productivity so we can deliver our innovative and high-performance designs to market within aggressive timelines,” said Keith Ring, vice president of technology at Innovium.

The Innovus Implementation System is part of the broader Cadence digital and signoff suite, which provides customers with an integrated full flow, delivering a predictable path to design closure. It supports Cadence’s Intelligent System Design strategy, accelerating SoC design excellence.

About Cadence

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence’s software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to intelligent systems—in mobile, consumer, cloud data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at cadence.com.

© 2019 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.



Contact:

Cadence Newsroom
408-944-7039
Email Contact




Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
The Contingent Purchase Order Reassures Buyer and Seller
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Meet the New Cylynt, Fighting Software Piracy Around the Globe
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Smart Assembly of SoC Designs
Jobs
Digital Design ASIC Manager for EDA Careers at RTP, North Carolina
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Physical Design/Layout Engineer for EDA Careers at EAST COAST, California
Upcoming Events
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
SEMICON West 2020 - Virtual Event at - Jul 20 - 23, 2020
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020
Drive World Conference & Expo at Santa Clara Convention Center Santa Clara CA - Aug 11 - 13, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise