26th IEEE EDPS comes to Silicon Valley Ramond Rodriguez General Chair, EDPS 2019 (Oct. 3rd and 4th)

The 2019 IEEE Electronic Design Process Symposium is in its 26th year and as usual fosters the free exchange of ideas among the top thinkers and thought leaders who focus on how chips and systems are designed in the electronics industry. It provides a forum for this cross-section of the design community to discuss state-of-the-art improvements to electronics design processes and CAD methodologies, rather than on the functions of the individual tools themselves.

As designs get more complex, the design, test and manufacturing cycles are getting longer and more intertwined with each other. Therefore EDPS is expanding its scope and looking beyond the classical design processes. EDPS 2019 is adding test, manufacturing, validation, and security issues as they pertain to the design of chips/systems. Each session of EDPS will offer a holistic view of design, test, validation and manufacturing issues.

This year our focus is on Efficient Design and Manufacturing (CAD/Test/Manufacturing tools).  We will look at new developments in systems approach to design and manufacturing and using system level techniques to reach HVM in a shorter amount of time. New techniques such as big data analysis and machine learning for improving design processes as well as the tools will be presented. We have speakers from ARM, Mentor, Synopsys, Xilinx, Intel, Mentor, Ansys, Google, etc. discussing integration of new techniques in their solutions. We also have speakers from Kobe University, University of Maryland, Binghamton U, and UT Austin showcasing how some of the latest research is making it into design and manufacturing processes and associated tools.

Additionally, we have prominent keynotes from industry veterans on design and manufacturing trends and requirements that we will see over next five to ten years.  Our keynote speakers are

Rob Aitken , Fellow, Arm Holdings – How different is ADAS?

Chris Hotchkiss, VP, Intel Corporation – Cloud Security Roadmap

Joe Sawicki, Executive VP of EDA, Mentor – Dinner Keynote

Prith Banerjee, CTO, Ansys – Future of Simulation-based Product Innovation

Jim Hogan, Managing Partner and Founder, Vista Ventures LLC  - Learning on the Edge Verification Panel

The event will be held conveniently at the SEMI facility in Silicon Valley and provide a forum for EDA, design, wafer fab and packaging/test experts to address both design and manufacturing challenges at this event.  To register go to http://www.cvent.com/d/7yq3vf. Use EDACAFÉ-EDPS code before September 20, to receive an additional $50 off of early registration.  For a list of speakers and abstracts visit http://edpsieee.ieeesiliconvalley.org/edps_program.php.

Review Article Be the first to review this article

Featured Video
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Intel’s new CEO: comments from media and analysts
More Editorial  
SerDes Applications Design Engineer for Xilinx at San Jose, California
Senior Java Developer/Architect for EDA Careers at Varies, North Carolina
Senior Application Engineer Formal Verification for EDA Careers at California or Austin, California
ASIC Engineer for Amazon at seattle, Washington
Senior Analog IC Design Engineer for Marvell Semiconductor at Santa Clara, California
Entry Level Design Verification Engineer for Cirrus Logic, Inc. at Austin, Texas
Upcoming Events
Si2 AI/ML Winter Workshop at United States - Jan 29, 2021
virtual DATE 2021 at France - Feb 1 - 5, 2021
SEMI Technology Unites Global Summit at United States - Feb 15 - 19, 2021
DVCon U.S. 2021 at Virtual - Mar 1 - 4, 2021

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise