eSilicon Announces Availability of 7nm High-Bandwidth Interconnect (HBI+) PHY for Die-to-Die Interconnects

SAN JOSE, Calif., Sept. 22, 2019 (GLOBE NEWSWIRE) -- eSilicon, a leading provider of FinFET ASICs, market-specific IP platforms and advanced 2.5D packaging solutions, announced today its 7nm high-bandwidth interconnect (HBI™)+ physical interface (PHY) IP is available to be licensed for inclusion in customer designs. This special-purpose hard IP block delivers a high-bandwidth, low-power and low-latency wide-parallel, clock-forwarded PHY interface for 2.5D applications including system-on-chip (SoC) to chiplets and SoC partitioning for complex subsystems. Silicon interposer and silicon bridge technologies are supported.

eSilicon’s HBI+ PHY delivers a data rate of up to 4.0Gbps per pin. Flexible configurations include up to 80 receive and 80 transmit connections per channel and up to 24 channels per PHY with one redundant lane per channel to improve production yields. The part also supports built-in self-test (BIST), internal loopback and external PHY-to-PHY link tests. Standards supported include IEEE 1149.1 (JTAG) and 1149.6 (AC JTAG) boundary scan.

“eSilicon has a rich history of developing high-performance, high-bandwidth interconnect IP, from long-reach SerDes to die-to-die interconnect,” said Hugh Durdan, vice president, strategy and products at eSilicon. “This new HBI+ PHY will help to enable a growing chiplet ecosystem that is supported by many new and innovative technologies.”

The prior version of this PHY (HBI, 2.5 Gbps per pin) was used successfully on a customer ASIC at 14nm. eSilicon is currently in design with a major customer ASIC in 7nm using the HBI+ PHY.

To learn more about eSilicon’s 7nm and 5nm HBI+ PHY capabilities, you can visit its HBI web page or contact your eSilicon sales representative directly or via sales@esilicon.com.

About e Silicon
eSilicon provides complex FinFET ASICs, market-specific IP platforms and advanced 2.5D packaging solutions. Our ASIC-proven, differentiating IP includes highly configurable 7nm 56G/112G SerDes plus networking-optimized 16/14/7nm FinFET IP platforms featuring HBM2 PHY, TCAM, specialized memory compilers and I/O libraries. Our neuASIC platform provides AI-specific IP and a modular design methodology to create adaptable, highly efficient AI ASICs. eSilicon serves the high-bandwidth networking, high-performance computing, AI and 5G infrastructure markets. www.esilicon.com

Collaborate. Differentiate. Win.™

eSilicon is a registered trademark, and the eSilicon logo, neuASIC, HBI and “Collaborate. Differentiate. Win.” are trademarks, of eSilicon Corporation. Other trademarks are the property of their respective owners.

Contacts: 
Sally SlemonsNanette Collins
eSilicon CorporationPublic Relations for eSilicon
Email Contact Email Contact

Primary Logo




Review Article Be the first to review this article
Aldec

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Specification-Driven UVM Testbench Generation
Colin WallsEmbedded Software
by Colin Walls
malloc() – just say no
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Invitation to Participate in VSDOpen2020
Jobs
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Upcoming Events
Robotics Summit & Expo at Hynes convention center Boston MA - Sep 24 - 25, 2020
EDI CON 2020 at CHINA NATIONAL CONVENTION CENTER BEIJING China - Sep 27 - 28, 2020
VSDOpen 2020 Online Conference at India - Oct 10, 2020
Verific: SystemVerilog & VHDL Parsers
TrueCircuits:



© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise