Multiple Mentor product lines now certified on TSMC’s most advanced processes

September 27, 2019 -- Today at the TSMC 2019 Open Innovation Platform® (OIP) Ecosystem Forum, Mentor, a Siemens business, announced a broad array of recently certified tools, compelling new functionalities and other foundry-specific enablement measures on TSMC’s most advanced processes intended to benefit mutual Mentor/TSMC customers and help to further expand TSMC’s growing ecosystem.

TSMC has once again certified Mentor’s Calibre nmDRC™, Calibre nmLVS™, Calibre YieldEnhancer, Calibre PERC™ and Analog FastSPICE (AFS™) Platform, now for the latest version of DRM and SPICE on TSMC’s N5, N7+, N5P and N6 processes. With these certifications, Mentor’s AFS platform now supports the mobile and high-performance computing (HPC) design technologies on TSMC’s process technologies, allowing Mentor customers targeting analog, mixed-signal and radio frequency (RF) designs to verify their chips with confidence in the latest TSMC 5nm and 7nm processes.

“These new certifications on TSMC’s process technologies are very valuable to our growing ecosystem, enabling our customers to achieve successful silicon innovations on the most advanced processes for the mobile and HPC applications,” said Suk Lee, TSMC senior director, Design Infrastructure Management Division. “We’re very pleased with the result of our ongoing collaboration with Mentor in certifying several key products for our most advanced processes, and look forward to the compelling end-products that they will inevitably enable.”

Mentor today also announced that Mentor’s Calibre YieldEnhancer, the platform used for SmartFill functionality, now offers additional features in support of the latest TSMC technologies. Mentor’s added features include easier and simpler modification of fill shapes, together with last-minute ECO (Electronic Change Order) design changes. 

“Mentor has a long track record of collaborating with TSMC to establish highly innovative solutions for even the most complex of process technology challenges,” said Joe Sawicki, executive vice president for Mentor’s IC Segment. “Mentor looks forward to continuing its successful partnership with TSMC for the ongoing benefit of our many mutual customers.”

Visit Mentor at TSMC’s North America Forum

Mentor invites engineers planning to attend TSMC’s Open Innovation Platform Ecosystem Forum in Santa Clara to visit booth #608, as well as attend the below Mentor-led technical sessions:

  • HPC & 3DIC Track, 11:00 – 11:30, Calibre in the Cloud – A case study with AMD, Mentor and TSMC; a Microsoft, AMD, and Mentor co-presentation.
  • HPC & 3DIC Track, 15:30 – 16:00, Large Scale Silicon Photonic Interconnects for Mass Market Adoption; an HPE and Mentor co-presentation.
  • Mobile & Automotive Track, 13:30 – 14:00, Comprehensive ESD/Latch-up reliability verification for IP and SoC Designs; an NXP, Silicon Frontline and Mentor co-presentation.
  • IoT & RF Track, 17:00 – 17:30, Optimize SoC designs while enabling faster tapeouts by closing chip integration DRC issues early in the design cycle; a MaxLinear and Mentor co-presentation.
  • Mobile & Automotive Track, 13:00 – 13:30, Overcome time-to-market and resource challenges: Hierarchical DFT for advanced node SoC design and production; a Mentor presentation.



Read the complete story ...

Review Article Be the first to review this article

 True Circuits: Ultra PLL

Featured Video
More Editorial  
Latest Blog Posts
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
The Contingent Purchase Order Reassures Buyer and Seller
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Meet the New Cylynt, Fighting Software Piracy Around the Globe
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Smart Assembly of SoC Designs
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Physical Design/Layout Engineer for EDA Careers at EAST COAST, California
Digital Design ASIC Manager for EDA Careers at RTP, North Carolina
Upcoming Events
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
SEMICON West 2020 - Virtual Event at - Jul 20 - 23, 2020
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020
Drive World Conference & Expo at Santa Clara Convention Center Santa Clara CA - Aug 11 - 13, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise