Achronix Joins TSMC IP Alliance Program

SANTA CLARA, Calif., Sept. 25, 2019 — (PRNewswire) — Achronix Semiconductor Corporation, a leading provider in FPGA-based hardware accelerator devices and high-performance eFPGA IP, has joined the TSMC IP Alliance Program, a key component of TSMC Open Innovation Platform® (OIP). Achronix's award-winning Speedcore™ eFPGA IP is optimized for high-end and high-performance applications. Speedcore eFPGA IP is available today on TSMC 16nm FinFET Plus (16FF+) and N7 process technologies, and it will be soon available on TSMC 12nm FinFET Compact Technology (12FFC).

Achronix (PRNewsfoto/Achronix)

Achronix previously announced its Gen4 FPGA architecture for Speedcore IP, which is available to use today. Compared to the previous Speedcore architecture, the Speedcore Gen4 architecture increases performance by 60%, reduces power by 50% and die area by 65%, while retaining the original abilities of Speedcore eFPGA IP to bring programmable hardware acceleration capabilities to a broad range of high-performance computing, networking and storage applications. Achronix will demonstrate how its Speedcore eFPGA IP is uniquely sized and optimized for each customer's application in its booth (#420) at TSMC Open Innovation Platform®  Ecosystem Forum in Santa Clara on September 26.

"Achronix Speedcore eFPGA IP delivers the optimal balance of highest-performance hardware acceleration functionality while retaining the flexibility to adapt for new workloads. This is a critical design requirement for SoCs development in compute, networking and storage offload," said Steve Mensor, vice president, marketing at Achronix. "Achronix is the only company that offers both high-performance standalone FPGA-based data accelerators and eFPGA IP technology. Companies interested in using Achronix Speedcore eFPGA for their ASIC/SoC can be confident that they are getting the same high-quality FPGA technology that Achronix uses in its own products."

Speedcore eFPGA IP is a fully scalable architecture supporting sizes from 5K 6-input look-up-tables (6LUTs) to 1M 6LUTs along with other programmable blocks including memories, DSP blocks for filtering and MLP blocks optimized for AI/ML. Speedcore IP is supported by Achronix's high-quality ACE design tools.

"CPU Core, GPU Core, and now eFPGA are critical IP for silicon innovations focusing on the rapidly changing applications in the areas including artificial intelligence, 5G wireless infrastructure, automotive and edge computing," said Suk Lee, TSMC Senior Director, Design Infrastructure Management Division. "We're glad to see Achronix joining our IP Alliance Program with its optimized Speedcore eFPGA IP solution, enabling our customers to achieve a smooth design experience, ease of design reuse and fast integration into the overall design system."

About Achronix Semiconductor Corporation
Achronix Semiconductor Corporation is a privately held, fabless semiconductor corporation based in Santa Clara, California and offers high-performance FPGA and embedded FPGA (eFPGA) solutions. Achronix offerings include programmable FPGA fabrics, discrete high-performance and high-density FPGAs with hardwired system-level blocks, datacenter and HPC hardware accelerator boards, and best-in-class EDA software supporting all Achronix products. The company has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India.

Find out more at https://www.achronix.com.

Follow Achronix:
The Achronix Blog: https://www.achronix.com/blogs/ 
Twitter: @AchronixInc
LinkedIn: https://www.linkedin.com/company/57668/ 

Contact:
Bob Siller
Achronix Semiconductor Corporation
408-889-4142
bobsiller@achronix.com

Achronix and Speedster are registered trademarks and Speedcore and Speedchip are trademarks of Achronix Semiconductor Corporation.

All other brands, product names and marks are the property of their respective owners.

 

Cision View original content to download multimedia: http://www.prnewswire.com/news-releases/achronix-joins-tsmc-ip-alliance-program-300924842.html

SOURCE Achronix

Contact:
Company Name: Achronix
Web: https://www.achronix.com/




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Jobs
Mid to Senior Level Electrical Engineer for Gordon Prill, Inc at Santee, California
Senior Hardware Engineer for Abaco Systems Inc at Austin, Texas
Technical Marketing Engineer   Germany or UK  for EDA Careers at Flexible, United Kingdom
Principal Engineer, Firmware Engineering for Western Digital at Milpitas, California
Upcoming Events
SEMICON Japan 2019 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2019
VLSID 2020 at The Leela Palace 23, HAL Old Airport Rd, HAL 2nd Stage, Kodihalli, Bengaluru India - Jan 4 - 8, 2020
CES 2020 at LAS VEGAS NV - Jan 7 - 10, 2020
RWW 2020 at San Antonio TX - Jan 26 - 29, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: DDR 4/3



Internet Business Systems © 2019 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise