Data Compression Accelerators from CAST Now Available on Xilinx Alveo Boards

Reduce bandwidth and storage requirements with standard GZIP/ZLIB/Deflate compression at over 90Gbps on Xilinx Alveo Data Center Accelerator Cards

Woodcliff Lake, NJ — September 27, 2019— Semiconductor intellectual property (IP) provider CAST, Inc. today announced that its GZIP/ZLIB/Deflate Compression and Decompression reference designs are now available on Xilinx®Alveo™ Data Center Accelerator Cards.

Already successfully deployed by multiple customers on Xilinx Kintex®and Virtex®Ultrascale FPGA boards, the GZIP-RD-XIL GZIP & GUNZIP Accelerator Reference Design now running on Xilinx Alveo PCIe cardsdelivers an unmatched combination of good compression ratio, low latency, and high throughout. As shown in Table 1, data compression at over 90 Gigabits per second (Gbps) is possible with the compression IP running on the mid-range Alveo U200 Card.

Table showing good compression rations and high performance for the GZIP Reference Design

Table 1. Representative configurations of the GZIP-RD-XIL reference design running on various
Xilinx FPGA boards, with the key statistics of compression ratio (C/R) and performance (Gbps) highlighted.

The company believes this industry-leading hardware compression combined with the complete Xilinx Alveo ecosystem makes the GZIP-RD-XIL one of the best-available options for reducing bandwidth and storage requirements in data centers and other data-heavy applications.

About the GZIP Accelerator Reference Design

Sourced from partner Sandgate Technologies (, the lossless data compression and decompression engines in the reference design comply with the Deflate, GZIP, and ZLIB compression standards.

GZIP reference design block diagram

The ZipAccel-C Compression IP coreoffers a flexible architecture capable of extremely high throughput and latency as low as a few tens of clock cycles. The ZipAccel-D Decompression IP Coreon average outputs three bytes of decompressed data per clock cycle with a latency of a few tens of clock cycles for blocks coded with static Huffman tables, or under 2,000 cycles for those with dynamic Huffman tables. Instances of the cores can be combined for easy scalability, and they are available for multiple ASIC and FPGA technologies.

The ZipAccel cores are part of CAST’s broad IP portfolio, which includes 32- and 8-bit processors; hardware compression/decompression engines for data, images, and video; automotive and other interfaces and peripherals, and a comprehensive SoC security solution.

Learn more about the GZIP-RD-XIL GZIP & GUNZIP Accelerator Reference Design on Xilinx Alveo Cards and CAST’s complete line of IP by visiting, emailing Email Contact, or calling +1 202.891.8300.

CAST is a trademark of CAST, Inc. ZipAccel is a trademark of Sandgate Technologies. Xilinx, Kintex, and Virtex are registered trademarks and Alveo is a trademark of Xilinx, Inc. Other trademarks are the property of their respective owners.
CAST, Inc., 50 Tice Blvd, Suite 340, Woodcliff Lake, NJ 07677 USA • phone: +1 201.391.8300
# # #

Read the complete story ...

Review Article Be the first to review this article

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise