Webinar: Six Automated Steps to Design Partitioning for Multi-FPGA Prototyping Boards

Aldec Logo


Presenter: Krzysztof Szczur, Verification Products Manager
Thursday, October 10, 2019

Abstract:

Presently, emulation and FPGA-based prototyping are essential verification and validation techniques for a SoC, ASIC designs and become irreplaceable in pre-silicon verification of Deep Learning Accelerator designs. Challenges of the multi-FPGA design setup like partitioning, multiplexing limited I/O interconnections and mapping multiple clock domains across multiple devices may cause significant delays in prototype bring-up and verification schedule. Design partitioning tool that can be used with either off-the-shelf or custom made FPGA boards will automate the most tedious tasks and so significantly reduce the risk.

Aldec provides HES-DVM Proto toolbox with automatic design partitioning for multiple FPGAs including Xilinx Virtex-7 and UltraScale XCVU440. In this webinar we will demonstrate how to compile and partition an open source design of Deep Learning Accelerator into 6 FPGAs in 6 steps which are fully automated.

  • Multi-FPGA Design Prototyping Challenges
  • HES-DVM Proto Overview
  • Live demo - 6 steps / 30 minutes to partition DLA design
  • Conclusion
  • Q&A

Event Info

EU Session

 3:00 PM – 4:00 PM CEST

  Thursday, October 10, 2019

Register for EU Session

US Session

11:00 AM – 12:00 PM PDT

Thursday, October 10, 2019

Register for US Session

Presenter

 Krzysztof Szczur

Bio:

(Chris) Krzysztof Szczur is a Hardware Verification Products Manager at Aldec.

Chris joined Aldec in 2001 and was a key member of the team that developed HES-DVM™, Aldec's FPGA-based emulation and prototyping technology. In his engineering career he has also worked in the fields of HDL design verification, testbench automation and DO-254 compliance. Krzysztof has practical experience and a deep understanding of hardware assisted verification methodologies. Krzysztof graduated as M.Eng. in Electronic Engineering (EE) at the AGH University of Science and Technology in Krakow, Poland.

 




Review Article Be the first to review this article
Aldec

Featured Video
Jobs
Sr. Electrical Hardware Project Engineer for Stellartech Research Corp at Milpitas, California
Senior Software Engineer for Abaco Systems Inc at Huntsville, Alabama
Senior Hardware Engineer for Abaco Systems Inc at Austin, Texas
Mid to Senior Level Electrical Engineer for Gordon Prill, Inc at Santee, California
Principal Engineer, Firmware Engineering for Western Digital at Milpitas, California
Upcoming Events
Linley Fall Processor Conference at Hyatt Regency Santa Clara 5101 Great America Pkwy Santa Clara CA - Oct 23 - 24, 2019
SMTA Guadalajara 2019 at Expo Guadalajara Guadalajara, Mexico - Oct 23 - 24, 2019
Silvaco SURGE Silicon Valley, Oct. 24 at 2811 Mission College Blvd. 6th floor Santa Clara CA - Oct 24, 2019
DVCon Europe 2019 at Holiday Inn Munich City Center Munich Germany - Oct 29 - 30, 2019



Internet Business Systems © 2019 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise