New White Paper Presents Design of a T/R Module for Radar Applications Using NI AWR Software

EL SEGUNDO, Calif. – Oct. 31, 2019

The transmit/receive (T/R) module in an active phased-array radar (APAR) is 40-60% of the overall RF front-end cost, making it imperative to use an architecture that meets all requirements with the most cost-effective technology and a minimal bill of materials (BOM). This new white paper overviews various solid-state semiconductor technologies for T/R module development and describes a design methodology using NI AWR software. Several design challenges are addressed, including the impact of architecture selection, determination of performance parameters, and methods for modeling the individual module components at the behavioral level for reliable system simulation. Three T/R module architectures are analyzed to highlight the tradeoffs that must be made between different performance parameters.

Where:

The “Design and Modeling of a Solid-State Transmit/Receive Module for Radar Applications” white paper can be viewed at awr.com/resource-library/design-and-modeling-solid-state-transmitreceive-module-radar-applications.

When:  Immediately.

###

AWR, National Instruments, NI and ni.com are trademarks of National Instruments. Other product and company names listed are trademarks or trade names of their respective companies.

Contacts:

Sherry Hess
Vice President of Marketing, AWR Group, NI
(310) 726-3000
Email Contact 


 




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Breaking Down Chip Design Functional Verification with Breker’s Adnan Hamid
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Welcome Back to DAC – in Person – in San Francisco
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Why Automate Traceability?
Jobs
Business Operations Planner for Global Foundaries at Santa Clara, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
CSM Design Verification Lead for Apple Inc at Cupertino, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Upcoming Events
67th Annual IEEE International Electron Devices Meeting at Hilton San Francisco Union Square hotel San Francisco - Dec 11 - 15, 2021
67th Annual International Electron Devices Meeting at Hilton San Francisco Union Square Hotel San Francisco, CA - Dec 13 - 15, 2021
DVCon India 2021 at India - Dec 14 - 16, 2021
SEMICON Japan 2021 Hybrid at Tokyo Big Sight / Online Tokyo Japan - Dec 15 - 17, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise