Rianta Releases Ethernet MAC/PCS/FEC IP Suite for ASICs targeting Datacenter, Networking and 5G Mobile Infrastructure

1G to 400G Single and Multi-Channel ASIC IP ideally suited for Ethernet interfaces in SoC Devices

Ottawa, Canada, November 12, 2019 - Rianta Solutions Inc., a leading supplier of advanced ASIC IP Cores for Ethernet, Security and Deep Learning announces new additions to its IP portfolio targeting ASIC and SoC devices. Rianta’s Ethernet IP packages serve 1G to 400G applications for Datacenter, Networking and 5G Wireless infrastructur

Rianta's Multi-Channel and Single Channel MAC PCS FEC IP for ASICs

The following products are available immediately:

Rianta Product Number

Rianta IP Product Family

RSm400C

10G to 400G Channelized Ethernet MAC/PCS/FEC

RSm200C

1G to 200G Channelized Ethernet MAC/PCS/FEC

RSm100

10G to 100G Single Channel Ethernet MAC/PCS/FEC

The Ethernet IP cores from Rianta Solutions provide best-in-class, fully-featured MAC/PCS/FEC/PMA blocks for ASIC, ASSP, and SoC designs. Implemented in System Verilog, these Ethernet cores are each available with an extensive UVM verification environment for integration and full chip validation testing as well as a complete software API/SDK for reduced time-to-market.

High Level Features

  • Single port and Channelized solutions

  • Complete MAC/PCS/FEC/PMA solution portfolio for throughput of up to 400G (As described by IEEE802.3 and 25G/50G Consortium)

  • 1/10/25/40/50/100/200/400GE ports

  • Seamless PMD Interface to 25/50/100G Serdes

  • Cut-through architecture

  • Integrated RMON/MIB counters

  • Integrated FEC support (RS(528,514), RS(544,514), Firecode, 25G/50G Consortium Low Latency RS FEC)

  • Integrated1588 timestamping support (1-step/2-step, Transparent/Boundary clock applications)

  • 802.3 PAUSE and 802.1Qbb Priority Flow Control (PFC) frame-based flow control support

  • 802.3br Interspersing Express Traffic (IET) Support

  • Energy Efficient Ethernet (EEE) Support

  • Exhaustive UVM verification environment and test suite

  • Complementary to Rianta's MACsec IP Products with common framework

“Rianta’s deep domain knowledge in Ethernet protocol allows us to deliver highly advanced Ethernet Design and Verification solutions covering a wide range of features and data rates,” said Richard deBoer, Rianta’s CEO.  “Rianta has also built strong partnerships with a number of Tier 1 Serdes providers in order to bring to market complete best in class Ethernet Subsystem solutions (Serdes/MAC-PCS-FEC-PMA) for the increasingly demanding applications in Datacenter, Networking, Deep Learning, 5G mobile infrastructure, etc." 

Supporting Quote from Cadence Design Systems, Inc.

“Cadence’s collaboration with Rianta provides customers with one-stop shop access to fully integrated MAC+PHY ethernet subsystems,” said Rishi Chugh, vice president of product marketing, IP Group at Cadence. “This empowers customers to significantly minimize their engineering overhead and time to market.”

More information on this and other products are available at:  Rianta IP Cores

About Rianta Solutions Inc.

Rianta Solutions Inc. supplies high quality IP Cores, Verification IP Products, Engineering Design and Verification Services for ASICs, SoC and ASSP designs to some of the world's largest semiconductor and hardware equipment vendors. Rianta offers IP Cores and Verification IP for Ethernet, Security and Deep Learning Acceleration applications.  Our ASIC IP products and ASIC Design and Verification services are optimized for Datacenter Infrastructure, Communications Infrastructure, Deep Learning and Automotive Networking.   

For more information, please visit:  https://www.riantasolutions.com

 

To book a media relations appointment please contact +1 613 270-1392




Review Article Be the first to review this article
Aldec


Featured Video
Latest Blog Posts
Colin WallsEmbedded Software
by Colin Walls
Spotting the difference – subtleties of C
Sunil SahooAldec Design and Verification
by Sunil Sahoo
SynthHESer – Aldec’s New Synthesis Tool
Jobs
Digital Design ASIC Manager for EDA Careers at RTP, North Carolina
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Physical Design/Layout Engineer for EDA Careers at EAST COAST, California
Upcoming Events
ISS Europe at Brussels Belgium - Sep 1 - 3, 2020
Robotics Summit & Expo at Hynes convention center Boston MA - Sep 24 - 25, 2020
EDI CON 2020 at CHINA NATIONAL CONVENTION CENTER BEIJING China - Sep 27 - 28, 2020
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise