ASSET SourcePoint now supports AMD EPYC processors

November 19, 2019 -- Source-level UEFI debug support for the second-generation AMD EPYC™ processors is now available on ASSET InterTech’s SourcePoint debuggers. This brings the SourcePoint debugger’s market-leading ease-of-use, performance, and familiar interface to all x86 firmware developers. ASSET is the leading supplier of JTAG-based software and hardware debug, validation and test tools.

For 50 years, AMD has driven innovation in high-performance computing, graphics and visualization technologies � the building blocks for gaming, immersive platforms and the datacenter. With the EPYC processors, AMD is delivering more I/O, more memory bandwidth and more core density than its competitors, taking performance and functionality to a new level.

According to Sunil Antony, senior manager of program management at AMD, the company is rapidly gaining momentum within the datacenter, and foresaw the need to deliver best-in-class tools. A timely and cost-effective way to accomplish this is by growing its third-party development and debug tools ecosystem to accelerate its customers’ time-to-market. “This allows AMD resources to focus on what we do best, and leverages the resources of an established leader like ASSET to deliver and support tools,” said Antony.

With more than 10,000 users worldwide, ASSET’s debug and test tools provide real insight from code to silicon for engineers in design and manufacturing. “A world leader in JTAG-based solutions, ASSET’s SourcePoint product line is the “gold standard” in x86 debug. SourcePoint has been critical to OEM/ODM success for over 20 years. Now it brings to AMD customers the power, familiarity, and ease-of-use needed to troubleshoot the most challenging of bugs,” said Alan Sguigna, ASSET’s vice president of sales.

Pricing and Availability

Support for the AMD 2nd generation EPYC server processor is available now from ASSET InterTech and its distributors. For product information, call 888-694-6250, fax 972-437-2826, e-mail Email Contact or visit www.asset-intertech.com.

About ASSET InterTech

ASSET InterTech ( www.asset-intertech.com) is a leading supplier of JTAG-based tools to debug, validate and test software and hardware. The company’s best-in-class SourcePoint™ and ScanWorks® platforms work in tandem to give engineers real insight from code to silicon. SourcePoint is a powerful debugger with advanced trace tools for embedded software systems, such as those based on Intel and AMD x86 processors. The boundary-scan based ScanWorks adds control of instruments embedded in chips for at-speed test and design validation of circuit boards. The result is maximum test coverage of the circuit board. Together they empower engineers with tools and technology for the entire life-cycle of a system, beginning with software and hardware development, continuing through design validation and software/hardware integration, and eventually supporting the testing of the product in manufacturing and field service. ASSET InterTech is located at 2201 North Central Expressway, Suite 105, Richardson, TX 75080.

###############

Trademarks:

ASSET, ScanWorks and the ScanWorks logo are registered trademarks, and Arium and SourcePoint are trademarks of ASSET InterTech, Inc. All other trade and service marks are the properties of their respective owners. AMD and AMD EPYC and combinations thereof are trademarks of Advanced Micro Devices, Inc.

 

Follow us on:

Facebook:        https://www.facebook.com/ASSETInterTech

LinkedIn:        http://www.linkedin.com/company/asset-intertech-inc.

Twitter:           https://twitter.com/ASSETInterTech

You Tube:       http://www.youtube.com/ASSETInterTech

Our blog – Test Data Out:      http://blog.asset-intertech.com/

 

########

 

 

 

 

 



Read the complete story ...


Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! CEO Outlook May 18
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
Jobs
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Test and Measurement System Architect for Xilinx at San Jose, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Upcoming Events
Virtual ASMC 2021 at United States - May 10 - 12, 2021
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise