Silex Insight Introduces Video Codec IP using RAW input (CFA)

26 November, 2019 - Silex Insight, a leading provider of video codec & AV over IP solutions, announces the extension of its codec family by introducing Video Codec IP (JPEG 2000/VC-2 HQ) using RAW input­ from Bayer filter (CFA).

Processing the RAW Bayer data is a very effective way of capturing color information as it has a substantial reduction in file data compared to the full raster RGB/YUV equivalent (uncompressed). It is ideal for many applications using image sensor such as machine vision, security, automotive AD/ADAS, drones & mobile devices, augmented reality, professional & consumer cameras to name a few.

The new video codec IP developed by Silex Insight comes in 2 different variants (JPEG 2000 / VC-2 HQ) that now supports RAW input. They can handle any resolutions (even 24K sensor), supporting sensor with 16bits and a user defined compression ratio:

  • JPEG 2000 – Flexible and robust high quality video codec
  • VC-2 HQ – Superior lightweight (no DDR needed) slice-based video codec

“It is important to listen to the market and with such a high demand for adding these video IP cores to our portfolio, it was an easy choice” said Jean-Marie Cloquet, Chief Technology Officer of Silex Insight. “Customers are looking for direct compression of the RAW input with lossless quality together with ultra-low latency”.

Learn more about our Video Codec IP using RAW input (CFA) >>>

About Silex Insight
Silex Insight is a recognized market-leading independent supplier of video IP codec and custom OEM solutions for AV. Silex Insight provides high-end image and video compression solutions for distributing low latency, 4K HDR video over IP. Development and manufacturing take place at the headquarters near Brussels, Belgium. Local sales and support are handled by worldwide branch offices. For more information, visit


Jon Jacobsen
Marketing Manager 
M: +32 475 50 30 37
Email Contact

Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Latest Blog Posts
Janusz KitelAldec Design and Verification
by Janusz Kitel
When is robustness verification for DO-254 projects complete?
Colin WallsEmbedded Software
by Colin Walls
Exception handling in C++
Ecommerce Account Manager for Bright Atlas LLC at Miami Gardens, Florida
Upcoming Events
VLSID 2020 at The Leela Palace 23, HAL Old Airport Rd, HAL 2nd Stage, Kodihalli, Bengaluru India - Jan 4 - 8, 2020
CES 2020 at LAS VEGAS NV - Jan 7 - 10, 2020
INDUSTRY STRATEGY SYMPOSIUM—ISS 2020 at The Ritz Carlton Half Moon Bay CA - Jan 15 - 20, 2020
RWW 2020 at San Antonio TX - Jan 26 - 29, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: DDR 4/3
call for Contribution

Internet Business Systems © 2019 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise