Openhw Group Announces Core-V Chassis Soc Project And Issues Industry Call For Participation

CORE-V Chassis SoC to include CORE-V family of open-source RISC-V cores including a Linux capable 64-bit processor coupled with a 32-bit coprocessor

December 11, 2019 -- San Jose, California –- RISC-V Summit, December 10 2019: With the CORE-V Chassis project, the recently formed OpenHW Group aims to tape out a heterogeneous multi-core processor evaluation SoC, capable of running the Linux operating system during the 2nd half of 2020. The CORE-V Chassis will see a CV64A 64-bit core running alongside a CV32E 32-bit coprocessor core.

Based on the proven NXP iMX platform, the resulting CORE-V Chassis evaluation SoC will also feature 3D and 2D GPUs, MIPI-DSI and CSI display and camera I/O, hardware security blocks, PCIe connectivity, a GigE MAC, USB 2.0 interfaces, support for (LP)DDR4, and multiple SDIO interfaces, along with a wide range of further peripheral blocks.

The 64-bit CV64A core in the CORE-V Chassis is based on the RV64GC RISC-V core IP, originally developed as part of the PULP Platform at the University of ETH Zurich. Optimized for performance, the CV64A core will be capable of clock frequencies of 1.5GHz and alongside the CV64A, is a highly capable CV32E coprocessor core based on the RV32IMFCXpulp RISC-V core IP, also from the University of ETH Zurich.

"NXP is thrilled to be a key contributor to the CORE-V Chassis project leveraging our world class iMX platform,” said Rob Oshana, Chairman of the Board at OpenHW Group and VP Software Engineering at NXP. “We see the CORE-V Chassis project as a natural evolution towards enabling high volume production of OpenHW Group open-source RISC-V cores."

OpenHW Group President and CEO, Rick O’Connor, stated that “The CORE-V Chassis project will help validate that serious silicon development is possible utilizing the ethos of open-source hardware, IP and tools. With the tape out of a functional evaluation SoC during the 2nd half of 2020, we will demonstrate that the open hardware mindset is as capable and dependable as any of today’s closed-source alternatives.”

Once completed, the CORE-V Chassis is earmarked to form the basis of further multi-core evaluation SoCs. Supported by members of the OpenHW Group, the CORE-V Chassis announcement is an open call for industry participation in this ambitious project. OpenHW Group welcomes organisations that want to get involved and help shape the direction of the CORE-V Chassis initiative. For more information please contact  Email Contact.

About the OpenHW Group

OpenHW Group is a not-for-profit, global organization driven by its members and individual contributors where hardware and software designers collaborate in the development of open-source cores, related IP, tools and software such as the CORE-V Family of cores. OpenHW provides an infrastructure for hosting high quality open-source HW developments in line with industry best practices. 

CORE-V is a series of RISC-V based open-source cores with associated processor subsystem IP, tools and software for electronic system designers. The CORE-V family provides quality core IP in line with industry best practices. The IP is available in both silicon and FPGA optimized implementations. These cores can be used to facilitate rapid design innovation and ensure effective manufacturability of high-volume production SoCs.




Contacts:

Rick O’Connor
President & CEO
Phone: +1 (613) 614-4101
Email: Email Contact   

Andrea Barnard
Publitek Limited
Phone: +44 7768 178356
Email: Email Contact    




Review Article Be the first to review this article

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! SEMI’s Innovation for a Transforming World
intelThe Dominion of Design
by intel
The Long Game: Product and Security Assurance
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Setting a High Standard for Standards-Based IP
Jobs
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
Test and Measurement System Architect for Xilinx at San Jose, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Business Operations Planner for Global Foundaries at Santa Clara, California
NAND Hardware Engineer for Apple Inc at Cupertino, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Upcoming Events
Join Chipx2021 - at Tel Aviv Expo convention center Tel Aviv Israel - Jun 21 - 22, 2021
Innovation for a Transforming World -virtual Event at United States - Jul 13 - 14, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise