Aldec Enhances Riviera-PRO’s VHDL and UVVM Support

December 17, 2019 -- Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, has added features to its Riviera-PRO functional verification platform that provide further support when working with the latest version of VHDL (2018) as well as the 2019.09.02 release of the Universal VHDL Verification Methodology (UVVM).

Users interested in benefiting from the latest developments in the VHDL standard, i.e. VHDL 1076-2018, can now use Riviera-PRO 2019.10 to access newer attributes and improvements of existing implementations of VHDL-2018, like the to_string function and ‘IMAGE attribute can be applied to all composite types that are representable.

As for the 2019.09.02 release of UVVM - the open source architecture, library and methodology for creating VHDL testbenches – its updates include new config to deassert tvalid once or multiple random times in AXI-Stream BFM and the new feature to deassert tready multiple random times in AXI-Stream BFM.

“Aldec was, in November 2018, one of the first EDA companies to offer early support for VHDL standard 1076-2018, when we added extensions to Riviera-PRO,” recalls Sunil Sahoo, SW Product Manager. “We are also committed to keeping pace with, and frequently driving, developments in verification methodologies.

In addition, Riviera-PRO’s Register Generator has been enhanced to support FIFOs, indirect registers and arrays of registers.

Riviera-PRO 2019.10 is now available for  download and evaluation.

About Riviera-PRO™

Riviera-PRO™ addresses verification needs of engineers crafting tomorrow’s cutting-edge FPGA and SoC devices. The tool enables the ultimate testbench productivity, reusability, and automation by combining the high-performance simulation engine, advanced debugging capabilities at different levels of abstraction, and support for the latest Language and Verification Library Standards.

About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are the property of their respective owners.

Media Contact:  

Richard Warrilow

Declaration Limited

T: +44 (0)1522 789 000

Email Contact

 



Read the complete story ...


Review Article Be the first to review this article

Featured Video
Latest Blog Posts
Colin WallsEmbedded Software
by Colin Walls
struct vs class in C++
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Revenue Increase Offers Welcome News to Start 2020
Jobs
Salesforce Technical Lead   East Coast  for EDA Careers at Cherry Hill, New Jersey
Senior Account Manager… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Senior Software Architect Internet for EDA Careers at San Jose, California
Ecommerce Account Manager for Bright Atlas LLC at Miami Gardens, Florida
Upcoming Events
RWW 2020 at San Antonio TX - Jan 26 - 29, 2020
DesignCon 2020 at Santa Clara Convention Center Santa Clara CA - Jan 28 - 30, 2020
3D Printing Electronics Conference at High Tech Campus 1b 5656 AE Eindhoven Netherlands - Jan 28, 2020
DesignCon 2020 at 5001 Great America Pkwy Santa Clara CA - Jan 28 - 30, 2020



Internet Business Systems © 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise