MIPI I3C v1.1 Utility and Control Bus Strengthens Upgrade Path for I2C Implementers

New version further simplifies development for smartphones, IoT devices, automotive/ADAS, server manageability and more

PISCATAWAY, N.J. — (BUSINESS WIRE) — January 15, 2020 — The MIPI Alliance, an international organization that develops interface specifications for mobile and mobile-influenced industries, today announced MIPI I3C v1.1, the first update to its innovative interface that eliminates the historical pain points of I2C development. MIPI I3C v1.1, available now to MIPI members, is a scalable, medium-speed, utility and control bus that connects peripherals to an application processor, streamlining integration and improving cost efficiencies in the development of smartphones, wearables, high-performance servers, automotive applications and more.

“Delivering a dramatic speed increase and a host of new features to enhance reliability, MIPI I3C v1.1 significantly strengthens the upgrade path for I2C implementers and enables many different use cases across mobile and multiple other markets including automotive, PC clients, data centers, drones, industrial and the Internet of Things (IoT),” said Joel Huloux, chairman of MIPI Alliance. “The specification is ideal for system-level implementers seeking a low-cost, off-the-shelf standardized utility bus solution with a small printed circuit board (PCB) footprint and a well-defined and readily available ecosystem of peripherals, sensors and applications.”

Relying on a lower number of pins and the smallest amount of PCB real estate compared with other bus solutions, MIPI I3C integrates mechanical, motion, biometric, environmental and any other type of sensor. The new version builds on those capabilities with new features for peripheral command, control and communication to a host processor over a short distance.

For instance, MIPI I3C v1.1 provides for extensible use of extra bus lanes to increase the interface speed to near 100 MHz, future proofing the interface for rising speed requirements. The greater speed support and a host of new features—grouped addressing, enhanced error detection/recovery, slave reset, comprehensive flow control, outside end transfer and new command, control and communication (CCC) capabilities—work together to enable a diverse set of new applications:

  • DIMM5 memory control
  • “Always-on” imaging
  • Server manageabilty
  • Debug application communications
  • Touchscreen command and communications
  • Sensor device command, control and data transport
  • Power management

“In developing MIPI I3C v1.1, the working group relied on input from real-world market experiences to put in place what was missing and deliver the final capabilities to enable I2C implementers to move to I3C,” said Ken Foust, MIPI I3C Working Group chair. “As we look at the next evolution of MIPI I3C, the working group will be considering a range of new capabilities, including longer reach, various specification development improvements, more automotive requirements, speed increases, new multi-lane uses, new PHY approaches, standardized connectors and other feature refinements.”

MIPI will host a webinar on February 12, 2020, at 8 am Pacific to further explore the features and benefits of MIPI I3C v1.1 and provide an update on the I3C ecosystem. To register, please visit http://bit.ly/2t56SVD.

In addition, a variety of other system-solution resources have been introduced to aid developers and support the I3C ecosystem:

  • MIPI Discovery and Configuration (MIPI DisCo) for I3C is a software framework designed to simplify software integration of sensors and other peripherals that use the MIPI I3C device interface, by allowing major operating systems to identify MIPI-conformant external devices in mobile and mobile-influenced systems and automatically implement drivers for them.
  • The MIPI I3C Host Controller Interface defines a common set of capabilities for the host controller and the software interface. An update to the interface to support v1.1 is currently in development.
  • MIPI Debug for I3C, a bare-metal, minimal-pin interface in development for transporting debug controls and data between a debug and test system (DTS) and target system (TS), is targeted to be released later this year.
  • MIPI I3C interoperability workshops and MIPI DevCon offer opportunities to explore device compatibility and learn more about I3C and other MIPI specifications. Check the website frequently for upcoming events.
  • Further, a number of information resources, such as FAQs, an Application Note, and a Conformance Test Suite (CTS), are being developed to include v1.1.

To discover more about MIPI Alliance, subscribe to its blog and connect with its social networks by following MIPI on Twitter, LinkedIn and Facebook.

About MIPI Alliance

MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. There is at least one MIPI specification in every smartphone manufactured today. Founded in 2003, the organization has over 300 member companies worldwide and 14 active working groups delivering specifications within the mobile ecosystem. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP tool providers, automotive OEMs and Tier 1 suppliers, and test and test equipment companies, as well as camera, tablet and laptop manufacturers. For more information, please visit www.mipi.org.

MIPI® and MIPI I3C® are registered trademarks owned by MIPI Alliance. MIPI I3C BasicSM, MIPI Debug for I3CSM, MIPI I3C HCISM and MIPI DisCo for I3CSM are service marks of MIPI Alliance.



Contact:

Lisa McCausland
Interprose for MIPI Alliance
+1 303.888.2137
lisa.mccausland@interprosepr.com




Review Article Be the first to review this article
Aldec


Featured Video
Latest Blog Posts
Michelle Mata-ReyesAldec Design and Verification
by Michelle Mata-Reyes
ARM-based SoC Co-Emulation using Zynq Boards
Jobs
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Senior Software Architect Internet for EDA Careers at San Jose, California
Hardware Engineer, Board Design for Arista Networks at Santa Clara, California
Salesforce Technical Lead   East Coast  for EDA Careers at Cherry Hill, New Jersey
Upcoming Events
FLEX 2020 and MSTC 2020 at DoubleTree by Hilton 2050 Gateway Place San Jose CA - Feb 24 - 27, 2020
DVCon U.S. 2020 at DoubleTree Hotel San Jose CA - Mar 2 - 5, 2020
OFC 2020 - The Optical Networking and Communication Conference & Exhibition at San Diego Convention Center San Diego CA - Mar 8 - 12, 2020
DATE '2020 at ALPEXPO Grenoble France - Mar 9 - 13, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise