JEDEC Publishes Update to Universal Flash Storage (UFS) Standard

ARLINGTON, Va., USA – January 30, 2020 –  JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today announced the publication of Universal Flash Storage (UFS) version 3.1, JESD220E.  In addition, an optional new companion standard, JESD220-3: UFS Host Performance Booster (HPB) Extension, has also been published. Developed for mobile applications and computing systems requiring high performance with low power consumption, UFS 3.1 introduces new features intended to help maximize device performance while minimizing power usage.  Both JESD220E and JESD220-3 are available for download from the  JEDEC website

JESD220E UFS 3.1 defines the following key updates over the prior version of the standard:

  • Write Booster: a SLC non-volatile cache that amplifies write speed
  • DeepSleep: a new UFS device low power state targeting lower cost systems that share UFS voltage regulators with other functions
  • Performance Throttling Notification: allows the UFS device to notify the host when storage performance is throttled due to high temperature

JESD220-3 Host Performance Booster (HPB) Extension provides an option to cache the UFS device logical-to-physical address map in the system’s DRAM. For UFS devices with a large density, using system DRAM provides larger and faster caching thereby improving the read performance of the device.

“The development of UFS 3.1 is a prime example of the ongoing commitment within JEDEC to continually improve and enhance JEDEC standards to meet the needs of the industry and, ultimately, the consumer,” said Mian Quddus, Chairman of the JEDEC Board of Directors and the JC-64 Committee for Embedded Memory Storage and Removable Memory Cards. He added, “The new features introduced with UFS 3.1 and UFS HPB will offer product designers greater flexibility in managing power consumption and enhancing device performance.”

About UFS

UFS is an open standard, high-performance interface designed for use in applications where power consumption needs to be minimized, including mobile systems such as smartphones and tablets as well as automotive applications. Its high-speed serial interface and optimized protocol enable significant improvements in throughput and system performance. The prior version of the standard, UFS 3.0, introduced two features specifically for the automotive market: the ability to function at an extended temperature range (-40C, 105C) and refresh operation with added host control mechanism to improve device data reliability.

MIPI Collaboration

To achieve the highest performance and most power efficient data transport, JEDEC UFS leverages industry leading specifications from the MIPI® Alliance to form its Interconnect Layer. This collaboration continues with UFS version 3.1, which references the MIPI M-PHY® v4.1 physical layer specification and the MIPI UniPro® v1.8 transport layer specification.  

Partnership with UFSA

JEDEC partners with the Universal Flash Storage Association (UFSA), which was created to support the widespread adoption and acceptance of the JEDEC UFS standard. UFSA’s primary mission includes the promotion of UFS technology and infrastructure by providing product compliance and UFS logo certification management. Through compliance testing UFSA provides valuable input back to JEDEC for future specification development.


JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing nearly 300 member companies work together in over 100 JEDEC committees and task groups to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world.  All JEDEC standards are available for download from the JEDEC website. For more information, visit

Review Article Be the first to review this article

Try our TCB Experts

Featured Video
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior and (less) Senior Design Verification Engineers for EDA Careers at San Jose and Austin, California
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Upcoming Events
Linley Spring Processor Conference - NOW A VIRTUAL EVENT at Virtual Event CA - Apr 6 - 9, 2020
Embedded Vision Summit 2020 at Santa Clara Convention Center Santa Clara CA - May 18 - 21, 2020
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise