UVVM steps up a gear: A review of some of the new features in this standardized VHDL verification methodology

 

The verification of large or complex designs targeted at FPGAs is time consuming. However, with a good testbench architecture the workload can be greatly reduced. UVVM provides an ideal VHDL testbench architecture as well as a good reuse structure. Entry-level UVVM is easy, even for beginners.
Aldec
                                                          Logo
 
         

UVVM steps up a gear: A review of some of the new features in this standardized VHDL verification methodology
Presenter:
Espen Tallaksen, Founder and CTO of Bitvis
Thursday, April 2, 2020

Abstract:

The verification of large or complex designs targeted at FPGAs is time consuming. However, with a good testbench architecture the workload can be greatly reduced. UVVM provides an ideal VHDL testbench architecture as well as a good reuse structure. Entry-level UVVM is easy, even for beginners. For more advanced verification, the standardized verification components, the high-level software-like commands and other features will allow complex verification scenarios to be handled in a structured and understandable way. UVVM is open source and provides a ‘kick-start’ testbench with BFMs and verification components for UART, SPI, AXI-lite, AXI stream, Avalon MM, Avalon stream, I2C, GPIO, SBI, GMII and Ethernet.

UVVM has been significantly updated through the ESA’s (European Space Agency’s) UVVM extension project. We have previously released the Scoreboard, and now lots of other new functionality has also been added.

The most important of these new functions are Activity Watchdog, Error Injection, Monitor, Hierarchical VVCs and Specification Coverage.

This presentation will provide an introduction to UVVM Utility Library, BFMs and VVCs, and then go through the new features and explain how they will help you make a better testbench and, in doing so, shorten your overall project development times.

The usage of UVVM is exploding, and all the new features are already greatly appreciated by the VHDL community.

UVVM is the best possible solution for all the features needed for the most efficient FPGA development and high-quality products:

  • The best possible Overview, Readability, Maintainability
  • The simplest possible control of large or complex testbenches
  • Unique Reusability

 

Event Info                                                                 
EU Session
 3:00 PM – 4:00 PM CET
 Thursday, April 2, 2020
Register for EU Session
US Session
 11:00 AM – 12:00 PM PDT
 Thursday, April 2, 2020
Register for US Session
Presenter                                                                 
Espen
                                                                                                                    Tallaksen

Bio:

Espen Tallaksen, Founder and CTO of Bitvis.

Espen Tallaksen graduated from the University of Glasgow (Scotland) in 1987 and has 30 years’ experience with FPGA and ASIC development from Philips Semiconductors in Switzerland and various companies in Norway, including his earlier founded company Digitas. For twenty years Espen has had a special interest for methodology cultivation and pragmatic efficiency and quality improvement. One result of this interest is the UVVM verification platform that is currently being used by around 20% of all FPGA VHDL designers world-wide. He has given many presentations and keynotes on various technical aspects of FPGA development and is running courses on both design and verification of FPGA/ASIC.

View On Demand Webinar
View Upcoming Webinars

Aldec is a global industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Embedded, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions.

Aldec
                                                                                                                    Logo
 
 

For more product information, please contact  sales@aldec.com  or your  local distributor .

Aldec, Inc.
2260 Corporate Circle, Henderson, NV 89074, USA
+702.990.4400 | www.aldec.com

C



Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise