LIVE WEBINAR: How to develop a real time human detection application on an FPGA edge device using deep learning

Aldec Logo

How to develop a real time human detection application on an FPGA edge device using deep learning
Presenter:  Adam Taylor, Embedded Systems Consultant, Adiuvo Engineering & Training LTD
Thursday, April 23, 2020


The ability to process at the edge is critical to many modern applications such as smart traffic cameras, assisted/autonomous driving and vision guided robotics. While these use cases may implement different high-level algorithms, all of them require a common foundation as follows:

  • Interfacing with one or more high resolution, high bandwidth image sensors to capture images 
  • Processing the captured image to convert from RAW pixel data to RGB and onwards into a format which is suitable for further processing of the specific algorithm. 
  • Implement Convolution Neural Network Machine Learning Inference algorithms classifying objects of interest for the use case
  • Recording data to nonvolatile memory to provide event log/buffer of the application history for diagnosis or later analysis.  
TySOM  Flow  Design

This webinar will demonstrate an example implementation by using the Aldec TySOM-3A-ZU19EG , FMC-ADAS and FMC-NVMe daughter cards where these applications can be easily prototyped on a Xilinx Zynq UltraScale+ MPSoC. 

In this webinar you’ll learn:

  • Benefits of using FPGAs for inference deep learning object detection on the edge
  • How to capture video into the FPGA using automotive HSD camera, 192-degree wide lens
  • How to implement a deep learning human detection algorithm inside FPGA and accelerate it with the power of Xilinx Deep Learning Processor Unit (DPU)
  • How to record/buffer the processed data at high speed over the PCIe to a NVMe SSD card
  • How to display the output of the system on a HDMI monitor

This webinar will explore each stage of the implementation explaining in detail the design implementation and engineering decisions required to create such a solution. Of course, along with demonstrating the benefits of such an approach for edge processing systems. 

The webinar will wrap up with a live demonstration of the system and questions.



  • Introduction on edge processing for modern deep learning applications
  • Benefits of using FPGAs as an edge processing system for deep learning applications
  • Developing a real time human detection application using Xilinx Zynq MPSoC FPGA
  • Live demo
  • Conclusion
  • Q&A
Event Info                                                                 
EU Session
 3:00 PM – 4:00 PM CEST
 Thursday, April 23, 2020
Register for EU Session
US Session
 11:00 AM – 12:00 PM PDT
 Thursday, April 23, 2020
Register for US Session
Adam  Taylor


Adam Taylor is an expert in design and development of embedded systems and FPGA’s for several end applications. Throughout his career, Adam has used FPGA’s to implement a wide variety of solutions from RADAR to safety critical control systems (SIL4) and satellite systems. He also had interesting stops in image processing and cryptography along the way. Adam has held executive positions, leading large developments for several major multinational companies. For many years Adam held significant roles in the space industry he was a Design Authority at Astrium Satellites Payload processing group for 6 years and for three years he was the Chief Engineer of a Space Imaging company, being responsible for several game changing projects. 

FPGAs are Adam‘s first love, he is the author of numerous articles and papers on electronic design and FPGA design including over 330 blogs and 25 million plus views on how to use the Zynq and Zynq MPSoC for Xilinx.  

Adam is Chartered Engineer, Fellow of the Institute of Engineering and Technology, Visiting Professor of Embedded Systems at the University of Lincoln and Arm Innovator, he is also the owner of the engineering and consultancy company Adiuvo Engineering and Training.

View On Demand Webinar
View Upcoming Webinars

Aldec is a global industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Embedded, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions.

Aldec  Logo

For more product information, please contact  or your  local distributor .

Aldec, Inc.
2260 Corporate Circle, Henderson, NV 89074, USA
+702.990.4400 |

Copyright © 2020 Aldec, Inc, All rights reserved.

You are receiving this email because you opted-in to  receiving  Aldec emails.

Review Article Be the first to review this article

New Customer Special

Featured Video
Latest Blog Posts
Colin WallsEmbedded Software
by Colin Walls
Time for a new programming paradigm?
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automatic Handling of Register Clock Domain Crossings
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
Globalizing Sales in a COVID-19 Environment
Product Line Manager for EDA Careers at Multiple, North Carolina
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Graduate Hardware Engineer for arm at Austin, Texas
Upcoming Events
DVCon Europe 2020 Virtual at Germany - Oct 27 - 28, 2020
SystemC Evolution Day at Germany - Oct 29, 2020
2020 International Conference On Computer Aided Design at San Diego Mission Bay Resort San Diego CA - Nov 2 - 5, 2020

© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise