Cadence Delivers 10 New Verification IP Targeting Automotive, Hyperscale Data Center and Mobile Applications

Latest additions to the portfolio deliver improved verification throughput to ensure SoCs and microcontrollers meet industry standards

SAN JOSE, Calif. — (BUSINESS WIRE) — May 19, 2020 — Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced the availability of 10 new Verification IP (VIP) solutions that allow engineers to quickly and effectively verify their designs to meet the specifications for the latest standards protocols. The expansion of the Cadence® VIP portfolio supports customers developing SoCs and microcontrollers for automotive, hyperscale data center and mobile applications, including with CXL, HBM3, TileLink and MIPI® CSI‑2sm 3.0.

The Cadence VIP are part of the Cadence Verification Suite and support the company’s Intelligent System Design strategy. The Cadence Verification Suite is comprised of core engines and verification fabric technologies that increase verification throughput and design quality, fulfilling verification requirements for a wide variety of applications and vertical segments. For more information about Cadence VIP solutions for automotive, hyperscale data center and mobile applications, please visit www.cadence.com/go/NewVIP.

“Our team has been using Cadence’s VIP for CSI-2 and UFS, which helped us to deliver industry-leading solutions for automotive, industrial and IoT applications,” said Toshinori Inoshita, Director, Design Methodology Department, Shared R&D EDA Division at Renesas Electronics Corporation. “Cadence continuously provides VIP offerings that meet the industry’s latest standards. We plan to continue our collaboration with Cadence to advance the development of our next-generation products.”

The new Cadence VIP offer customers a comprehensive verification solution for the most complex protocols. Customers have access to a consistent API across all VIP with complete bus functional models (BFMs), integrated protocol checks and coverage models, ensuring they can rapidly adopt the appropriate VIP needed for their design. The new VIP solutions support multiple application areas and specifications, including:

  • Hyperscale data center:
    • CXL – Compute Express Link™
    • HBM3
    • Ethernet 802.3ck
  • Automotive:
    • CSI-2 3.0
    • MIPI I3C® 1.1
  • Consumer and mobile:
    • TileLink
    • eUSB2
    • UFS 3.1
    • MIPI SPMIsm
    • MIPI RFFEsm v3.0

Additionally, all Cadence VIP include Cadence TripleCheck technology, which provides users with a specification-compliant verification plan that is linked to comprehensive coverage models and a test suite to ensure compliance with the interface specification.

“The requirements for higher bandwidth, lower power and more effective cache coherency management are growing exponentially, driving a new set of protocols to address them,” said Paul Cunningham, corporate vice president and general manager of the System & Verification Group at Cadence. “With these 10 new VIP, Cadence is providing customers with smart verification solutions that ensure the designs comply with the standard specifications as well as application-specific timing, power and performance metrics, enabling increased verification throughput and the fastest path to IP, SoC and microcontroller verification closure.”

About Cadence

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace, industrial and health. For six years in a row, Fortune Magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at www.cadence.com.

© 2020 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. MIPI, CSI-2, I3C, RFFE, and SPMI are registered trademarks or service marks owned by MIPI Alliance. All other trademarks are the property of their respective owners.



Contact:

Cadence Newsroom
408-944-7039
newsroom@cadence.com




Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Software Engineer for EDA Careers at RTP, North Carolina
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise