Panasonic Adopts Synopsys Custom Design Platform to Accelerate Next-Generation Automotive and Industrial Products

Synopsys solution deployed at Panasonic for all analog, mixed-signal & RF designs

MOUNTAIN VIEW, Calif., May 22, 2020 — (PRNewswire) —


  • Panasonic will use the Synopsys Custom Design Platform for all analog, mixed-signal and RF integrated circuit designs across a broad range of process technologies and applications
  • Decision to deploy the Synopsys platform followed a rigorous technical evaluation and the successful migration of legacy design flows and data

Synopsys, Inc. (Nasdaq: SNPS) today announced that Panasonic Corporation has selected the Synopsys Custom Design Platform for its total design flow to develop next generation analog and mixed-signal products after the completion of a rigorous technical evaluation and successful migration of legacy design flows and data. Panasonic has already begun design work with the Synopsys Custom Design Platform; it will be used by all Panasonic analog, mixed-signal and RF design groups world-wide.

"We selected Synopsys as our EDA partner to help us accelerate our spatial sensing solution and battery sensing solution for automotive and industrial market," said Hiroyuki Tsujikawa, Director at Panasonic Semiconductor Solutions Co., Ltd.. "Synopsys demonstrated that they could respond rapidly to our requirements, and we moved our legacy designs and design flows to Synopsys in just a few months."

Synopsys' Custom Design Platform is based on the Custom Compiler design and layout environment and includes HSPICE®, FineSim® SPICE, and CustomSim FastSPICE circuit simulation, Custom WaveView waveform display, StarRC™ parasitic extraction, and IC Validator physical verification. 

Key features of the Custom Design Platform include reliability-aware verification, Extraction Fusion technology, and visually assisted layout. Reliability-aware verification ensures robust analog/mixed-signal (AMS) design with signoff-accurate transistor-level EM/IR analysis, large-scale Monte Carlo simulation, aging analysis, and other verification checks. Extraction Fusion technology with StarRC parasitic extraction reduces design closure time by enabling accurate parasitic simulation before layout is complete. Visually-assisted automation is a pioneering approach to reducing layout effort that is proven to deliver higher productivity.

"Panasonic is one of several full-flow competitive displacements we've achieved this year from customers seeking better overall design productivity, industry-leading circuit simulation performance, and gold-standard extraction and simulation accuracy." said Aveek Sarkar, vice president, AMS customer success and product management at Synopsys. "We welcome Panasonic to our rapidly growing community of full-flow custom design customers."

For more on the Synopsys Custom Design Platform, visit

About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at

Editorial Contact:
Simone Souza
Synopsys, Inc.


Cision View original content:

SOURCE Synopsys, Inc.

Company Name: Synopsys, Inc., Panasonic Corporation
Financial data for Synopsys, Inc., Panasonic Corporation


Review Article Be the first to review this article

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Software Engineer for EDA Careers at RTP, North Carolina
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise