Codasip and Metrics Design Automation Announce the Integration of the Metrics Cloud Simulation Platform in Codasip's RISC-V SweRV CoreTM Support Package Pro

Munich, Germany and Ottawa, Canada – August 5th 2020 – Codasip, the leading supplier of customizable RISC-V embedded processor IP, and Metrics Design Automation, providers of the only True Cloud EDA solution, today jointly announced the integration of the Metrics SystemVerilog RTL Simulation Platform within Codasip’s Pro SweRV Core Support Package. This integration provides a very easy-to-use and inexpensive way for ASIC designers to verify modifications and enhancements they make to the SweRV embedded processor IP.

Metrics cloud simulation platform integrated within Codasip SweRV Core Support Package

One of the major benefits of the open source RISC-V ISA is that it allows users to customize their processor IP for optimal implementation in domain-specific applications. With this valuable benefit however comes the responsibility to verify any changes made to the processor IP for functional accuracy. Codasip and Metrics have teamed together to address this requirement by making RTL verification available in the Cloud directly from the Codasip SweRV Core Support Package. SweRV and the Support Package users thus do not have to install and license any EDA software, do not have to make any expensive purchases of RTL simulation software, and have all the SweRV and verification IP required all preloaded in a Cloud cluster for immediate use.

“Codasip continues to expand its ecosystem for RISC-V embedded processor IP for the benefit of our customers,” says Karel Masařík, CEO of Codasip. “This integration of the Metrics Cloud Simulator in our SweRV Core Support Package is an example of making RTL verification easier and more affordable for Codasip customers and SweRV users.”

The Metric Cloud Simulator is a fully compliant SystemVerilog simulator and is the only RTL simulator available with a SaaS business model—users simply pay for use as a service. The implementation of Metrics simulator in the Cloud provides massive scalability so regression tests can run in parallel to complete in hours, not days.

“The popularity of RISC-V and in particular the SweRV open source processor IP has been impressive,” noted Doug Letcher, CEO of Metrics. “We are excited to partner with a leading RISC-V embedded processor IP vendor such as Codasip to deliver better usability, accelerated verification, and much more affordability of RTL simulation tools to the ASIC and SoC design community.”

The SweRV Core Support Package with Metrics Cloud Simulation integration is available now. For further information, use the contact form at or get in touch directly via Email Contact.

About Codasip

Codasip delivers leading-edge processor IP and high-level processor design tools, providing ASIC designers with all the advantages of the RISC-V open ISA, along with the unique ability to automatically optimize the processor IP. As founding member of the RISC-V Foundation and a long-time supplier of LLVM and GNU-based processor solutions, Codasip is committed to open standards for embedded processors. Formed in 2014 and headquartered in Munich, Germany, Codasip currently has offices in Europe and China, with sales representatives worldwide. For more information about our products and services, please visit

About Metrics Design Automation

Metrics is the first true cloud-based platform for ASIC and complex FPGA design verification, uniquely providing massively scalable computing, elastic storage, and a SaaS business model. Established in 2017, Metrics is headquartered in Ottawa, Canada, and has offices throughout the United States and sales representatives worldwide. For more information, visit

Media Contacts

Roddy Urquhart, Senior Marketing Director, Codasip

Email: Email Contact

Dan Ganousis, VP of Sales and Marketing, Metrics Design Automation

Email: Email Contact

Read the complete story ...

Review Article Be the first to review this article

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Specification-Driven UVM Testbench Generation
Colin WallsEmbedded Software
by Colin Walls
malloc() – just say no
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Invitation to Participate in VSDOpen2020
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Upcoming Events
VSDOpen 2020 Online Conference at India - Oct 10, 2020
2020 International Conference On Computer Aided Design at San Diego Mission Bay Resort San Diego CA - Nov 2 - 5, 2020
International Conference on Computer Aided Design (ICCAD) 2020 at San Diego Mission Bay Resort San Diego CA - Nov 2 - 5, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise