Accellera IP Security Working Group's Draft Standard SA-EDI 1.0 Now Available for Public Review

Draft of Accellera Security Annotation for Electronic Design Integration (SA-EDI) Standard 1.0 Now Available for Public Review from the IP Security Assurance Working Group

What:

Elk Grove, Calif., April 6, 2021 -- Accellera Systems Initiative (Accellera), the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announced today the availability of the Security Annotation for Electronic Design Integration (SA-EDI) Draft Standard 1.0 for public review. Download the draft standard here.

About:

The SA-EDI draft standard was developed by the IP Security Assurance Working Group to address security concerns for hardware and software IP in a manner that is low-overhead, non-disruptive, and scalable across multiple target implementations. It specifies an approach to provide information about the security properties of IP; this information is relevant to the integrator and provides recommended solutions to address risks. The working group’s focus is on utilizing existing standards that pertain to IP specification, design, verification, and integration where security risk is a concern, as well as known security concerns that have been identified by either industry experience or security researchers.

The objectives of the SA-EDI standard include:

  • Offering IP providers a standardized means to disclose relevant security properties for the integrator to consider for integration
  • Assisting IP integrators in understanding and reducing security risk
  • Accelerating tool development to facilitate security assurance automation

When:

The Public review is open through May 21, 2021.

How to participate and influence the standard:

The IP Security Assurance Working Group invites and encourages the community to participate in the review and provide feedback through Accellera’s SA-EDI 1.0 Community Forum.

For more information on the working group and to view additional resources, including a whitepaper and recording of a workshop presented at DVCon U.S. 2021, visit the IP Security Assurance Working Group page.

About Accellera

Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling, and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit  www.accellera.org. Find out more about  membership. Follow @accellera on Twitter and LinkedIn or to comment, please use #accellera. Accellera Global Sponsors are: Cadence, Siemens EDA, and Synopsys.

###

Accellera and Accellera Systems Initiative are trademarks of Accellera Systems Initiative Inc. All other trademarks and trade names are the property of their respective owners.

Barbara Benjamin

HighPointe Communications

(503) 209-2323

www.hipcom.com




Review Article Be the first to review this article

 Advanced Asembly

Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
IBM’s 2nm chip; EDA updates; AI updates; acquisitions
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Next Week’s Main Event: The ESD Alliance CEO Outlook
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
Jobs
Business Operations Planner for Global Foundaries at Santa Clara, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
SoC Physical Design Engineer for Qualcomm at Austin, Texas
ASIC Engineer for Juniper Networks at Sunnyvale, California
ASIC SoC Verification Engineer for Ericsson at Austin, Texas
Upcoming Events
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise