Synopsys AI-Driven Design System Enables Renesas to Achieve Breakthrough in Productivity Autonomously Identifies Best PPA Solutions in Automotive Chip Designs

MOUNTAIN VIEW, Calif., April 15, 2021 — (PRNewswire) —


  • Synopsys collaborates with Renesas to introduce design system to advanced automotive chip design
  • Innovative reinforcement learning technology massively scales the exploration of options in chip design workflows
  • proven to autonomously converge to PPA targets, leading to improved overall design team productivity

Synopsys, Inc. (Nasdaq:  SNPS) today announced the adoption of (Design Space Optimization AI), Synopsys' award-winning autonomous artificial intelligence (AI) design system, by Renesas into its advanced automotive chip design environment. With's reinforcement learning technology, Renesas can augment its ability to search vast design spaces for better performance-power-area (PPA) solutions, pushing the envelope on energy efficiency for advanced automotive ICs without forgoing operating frequency. This enables Renesas to explore a larger scale of choices in existing chip design workflows, paving an accelerated path to meeting PPA targets.

"Our collaboration with Synopsys on exemplifies how AI can lead to disruptive design solutions, revolutionizing the way we design automotive products," said Satoshi Shibatani, director, Digital Design Technology Department, shared R&D EDA division at Renesas. "We expect that will identify better PPA solutions, and going forward, we are excited to expand our collaboration with Synopsys to unlock higher productivity for our design teams."

Synopsys' solution demonstrates AI technology advantages and accelerates the process of searching for optimal solutions by enabling autonomous optimization of broad design spaces. The engines ingest large data streams generated by chip design tools and use them to explore search spaces, observe how a design evolves and adjust design choices, silicon-technology parameters and workflows to guide the exploration process towards multi-dimensional optimization objectives. AI makes it possible to standardize reuse across the organization, enabling design teams to consistently operate at expert levels and maximize compute resources' efficiency. With Synopsys, design teams can reimagine the chip design workflow to achieve better PPA, maximize the benefits of silicon process technologies, and slash lead times to bringing new or derivative products to market.

"Synopsys is committed to innovation leadership and working closely with leading semiconductor companies, like Renesas, on AI design technology," said Stelios Diamantidis, senior director of Artificial Intelligence solutions at Synopsys. "In only its first year in the market, has already helped many customers achieve better PPA solutions in dozens of design projects – all at a fraction of the time and effort typically involved. AI is giving EDA a new dimension for addressing the increased complexity of silicon technologies, accelerating product timelines, and enabling engineering teams to scale."

About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As an S&P 500 company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and offers the industry's broadest portfolio of application security testing tools and services. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing more secure, high-quality code, Synopsys has the solutions needed to deliver innovative products. Learn more at

Editorial Contact:    

Simone Souza
Synopsys, Inc.

Cision View original content:

SOURCE Synopsys, Inc.

Company Name: Synopsys, Inc.
Financial data for Synopsys, Inc.

Review Article Be the first to review this article

Featured Video
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
IBM’s 2nm chip; EDA updates; AI updates; acquisitions
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Next Week’s Main Event: The ESD Alliance CEO Outlook
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
SoC Physical Design Engineer for Qualcomm at Austin, Texas
Electronics Engineer for Lockheed Martin at Sunnyvale, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
ASIC Engineer for Juniper Networks at Sunnyvale, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Upcoming Events
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
True Circuits PHY

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise