RISC-V Functional Safety Processor IP Core Introduced by CAST and Fraunhofer IPMS

Woodcliff Lake, New Jersey — May 24, 2021 — Semiconductor intellectual property provider CAST, Inc. today announced the immediate availability of EMSA5-FS, a fault-tolerant embedded RISC-V processor IP core designed to meet the most stringent functional safety requirements of automotive, airborne, and other safety-critical applications.

Developed by Fraunhofer IPMS, the EMSA5-FS Embedded Functional Safety RISC-V Processor is a 32-bit, in-order, single-issue, five-stage pipeline processor supporting the open standard RISC-V instruction set architecture (ISA). Its fail-safe features include built-in triple or double modular redundancy (with lockstep), error correction code (ECC) protection of buses, a configurable memory protection unit, privileged operation modes, and Reset and Safety Manager Modules. It is available for ASICs or FPGAs, and as either a stand-alone processor or pre-integrated in optional subsystems combining a bus fabric with typical peripherals.

With the EMSA5-FS processor’s fault-tolerant design and included safety documents, users can readily achieve ISO 26262 certification up to ASIL-D, the highest Automotive Safety Integrity Level. The delivered documents include the essential FMEDA (Failure Modes, Effects, and Diagnostic Analysis), SAM (Safety Manual), and others. Available FPGA board development kits and sample designs further facilitate certification, evaluation, or rapid prototyping.

“CAST customers using our popular CAN and TSN automotive IP core have been disappointed in finding limited options for a suitable ISO 26262 compliant microcontroller core,” said Nikos Zervas, CAST’s chief executive officer. “The new EMSA5-FS Processor satisfies their needs and more, making the whole RISC-V ecosystem and development community available to accelerate projects while also complying with the functional safety requirements of their systems.”

“We are proud to be first to market with a RISC-V ISO 26262 certifiable processor core,” said Marcus Pietzsch, group manager for IP cores and ASICs at Fraunhofer IPMS. “Unlike the vast majority of processor applications, systems requiring ASIL-D are usually life-critical, and we have been diligent in engineering the EMSA5 Processor to meet that level of responsibility while also being easy for customers to integrate and program.”

Designers using the EMSA5-FS Processor can exploit any open-source and commercial RISC-V development aids, test tools, and libraries, including the GNU toolchain and the comprehensive Eclipse IDE with OpenOCD debug support. Fraunhofer is also working with third-party compiler and software tool suppliers to enable support for EMSA5-FS by commercial safety-ready development toolsets, further simplifying the path to safety certification for end-product developers.

Learn more about the new functional safety embedded processor on the EMSA5-FS Processor product page. This new IP core joins TSN Ethernet, CAN Bus, LIN Bus, and other CAST Automotive Bus IP cores developed by Fraunhofer IPMS. Learn more about Fraunhofer’s digital IP at www.ipms.fraunhofer.de.

CAST’s product line also includes compression engines, microcontrollers and processors, SoC security modules, and various peripherals, interfaces, and other IP cores. Learn more by visiting www.cast-inc.com, emailing Email Contact, or calling +1 201.391.8300.

 

CAST is a trademark of CAST, Inc. Other trademarks are the property of their respective owners.
CAST, Inc., 50 Tice Blvd, Suite 340, Woodcliff Lake, NJ 07677 USA • phone: +1 201.391.8300
# # #

 

Media Contact:  Paul Lindemann, Montage Marketing, paul@montmark.com, +1 603.490.4985




Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! SEMI’s Innovation for a Transforming World
intelThe Dominion of Design
by intel
The Long Game: Product and Security Assurance
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Setting a High Standard for Standards-Based IP
Jobs
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Upcoming Events
Innovation for a Transforming World -virtual Event at United States - Jul 13 - 14, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
7th International Conference on Sensors & Electronic Instrumentation Advances (SEIA' 2021) at Palma de Mallorca, Mallorca balearic islands) Spain - Sep 14 - 16, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise