Weebit Nano successfully demonstrates integration of selector with ReRAM cell for the stand-alone memory market

 

  • Industry’s first commercial integration of OTS selector with oxide-based ReRAM
  • Key technology milestone achieved three months ahead of schedule

HOD HASHARON, Israel, June 24, 2021 (GLOBE NEWSWIRE) -- Weebit Nano Limited (ASX:WBT), a leading developer of next-generation semiconductor memory technologies, is pleased to announce it has created the industry’s first commercial integration of an oxide-based ReRAM ( OxRAM) cell with an ovonic threshold switching ( OTS) selector, a critical step in the company’s commercialisation path for the discrete (stand-alone) memory market.

This achievement is a significant step towards broadening Weebit’s target market beyond embedded non-volatile memory (NVM) to include discrete memory technology, and will enable the implementation of 3D memory stacking and crossbar architectures in future developments. Weebit and its development partner CEA-Leti achieved this key milestone three months ahead of Weebit’s previously announced schedule.

A selector is a key element of a memory chip, enabling optimised cell access within a memory array. It assists in isolating memory cells so only the specific cells that should be accessed are, and all the other cells are not impacted. In the embedded space, a transistor is typically used as the selector device, but a transistor does not support the densities required for discrete chips. OTS is an ideal selector technology for discrete ReRAM chips as it enables the smallest ReRAM bit cell, as small as 4F 2, as well as excellent endurance, low energy consumption, and high switching speed.

“New markets like IoT, 5G and AI are driving needs for emerging NVM on advanced process nodes,” said Jim Handy, Memory Analyst, Objective Analysis. “Weebit’s combination of ReRAM with an OTS selector promises to scale to the advanced processes and high memory densities that new memory chips will need.”

According to Gabriel Molas, Senior Scientist at CEA-Leti, “Creation of an OTS selector is quite a complex endeavor given the concurrent requirements to achieve high endurance, reduce variability, and maintain characteristics at high temperature operation. As such, this selector is based on several years of research by a dedicated team. We’re delighted to have worked with Weebit to achieve this milestone for its ReRAM technology more quickly than anticipated, and we look forward to continuing our joint R&D work with Weebit on further innovations.”

Coby Hanoch, CEO of Weebit, said, “This achievement demonstrates our commitment to addressing the discrete memory market as part of our mid-term strategy. We see a broad range of opportunities for discrete ReRAM, from NOR flash to storage class memory, in a range of segments. Given our 2024 target for a discrete solution, we anticipate that other opportunities will arise as well. We will continue to share our progress in meeting this mid-term goal, while we continue our near-term focus on the embedded memory module where we are making good progress.”

Mr. Hanoch recently spoke about the future of semiconductor memory during the Leti Innovation Days event. To watch a video of his presentation, visit https://youtu.be/UGXHz_pMUJk.

Follow Weebit on its new Twitter account at: @WeebitNano

This announcement has been authorised for release by the Board of Weebit Nano.

About Weebit Nano

Weebit Nano Ltd. is a leading developer of next-generation semiconductor memory technology. The company’s ground-breaking Resistive RAM (ReRAM) addresses the growing need for significantly higher performance and lower power memory solutions in a range of new electronic products such as Internet of Things (IoT) devices, smartphones, robotics, autonomous vehicles, 5G communications and artificial intelligence. Weebit’s ReRAM allows semiconductor memory elements to be significantly faster, less expensive, more reliable and more energy efficient than those using existing Flash memory solutions. Because it is based on fab-friendly materials, the technology can be quickly and easily integrated with existing flows and processes, without the need for special equipment or large investments. See: www.weebit-nano.com or follow us on https://twitter.com/WeebitNano.

Weebit Nano and the Weebit Nano logo are trademarks or registered trademarks of Weebit Nano Ltd. in the United States and other countries. Other company, product, and service names may be trademarks or service marks of others.

Explanation of Technical Terms

4F 2 : Memory cell sizes are measured using an nF² formula where ‘n’ is a constant derived from the cell design and ‘F’ is the feature size of the process technology. For example, in a 130nm process node, F = 0.13 micron, and therefore 4F2 = 4 x 0.13 x 013 = 0.0676 square micron. For the same feature size, as the cell size becomes smaller, memory capacity increases.

Bit cell: A bit cell is the basic building block of a memory array, and in turn, of a memory chip. Each cell comprises a tiny circuit with a memory element and a selector element. The memory element stores data (either a 1 or 0) and the selector activates the cell when accessed.

F or further information please contact:

Investors
Eric Kuret, Market Eye
P: +61 417 311 335
E: eric.kuret@marketeye.com.au

Media
Jen Bernier-Santarini
P : +1 650-336-4222
E: jen@weebit-nano.com

A photo accompanying this announcement is available at https://www.globenewswire.com/NewsRoom/AttachmentNg/58ea20f0-1cab-4135-8b9d-62dfc0fd48f6


Primary Logo

 
Weebit ReRAM + OTS Selector

 

A cross section of Weebit ReRAM + OTS selector cell



Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
ESD Alliance/Accellera Panel Takes Executive View on Returning to the Office
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating Your Documentation Flow
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Arteris IP Extends IP-XACT to UVM Testbenches
Jobs
Design Verification Engineer II for Synopsys, Inc. at Mountain View, California
NAND Hardware Engineer for Apple Inc at Cupertino, California
Test and Measurement System Architect for Xilinx at San Jose, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Upcoming Events
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
SEMI Europe Summit at Online, Central European Time Germany Germany - Sep 1 - 3, 2021
7th International Conference on Sensors & Electronic Instrumentation Advances (SEIA' 2021) at Palma de Mallorca, Mallorca balearic islands) Spain - Sep 14 - 16, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise