Cadence Accelerates Hyperscale SoC Design with Industry’s First Verification IP and System VIP for CXL 3.0

Next-generation CXL VIP and System VIP tools provide faster path to testing and compliance with the latest standard

SAN JOSE, Calif. — (BUSINESS WIRE) — August 4, 2022 — Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced the availability of the industry’s first Verification IP (VIP) and System-Level VIP (System VIP) for the Compute Express Link (CXL) 3.0 standard to accelerate the adoption of the new technology. The Cadence VIP for CXL 3.0 is integrated with the Cadence VIP for PCI Express® (PCIe®) 6.0, providing a complete solution from IP to the system-on-chip (SoC) level that helps users create designs for high-performance data center applications.

The Cadence VIP for CXL provides high-performance model implementation that allows designers to quickly and thoroughly complete functional verification with less effort and greater assurance that the design will operate as expected. The VIP for CXL features Cadence TripleCheck technology, which provides a specification-compliant verification plan linked to comprehensive coverage models and a robust test suite to ensure compliance with the specification.

The Cadence System VIP solution has also been expanded to address the latest CXL specification. The solution includes the System Traffic Library for CXL that provides ready-to-use SoC-level tests that work seamlessly in both simulation and emulation, the System Performance Analyzer for automatic performance analysis from CXL to DDR, and the System Scoreboard that provides automatic coherency and data integrity checking.

“CXL is a disruptive technology that is quickly evolving, and early adopters need the ability to verify and ensure compliance with the specification to achieve the fastest path to IP verification closure,” said Jim Pappas, Director of Technology Initiatives, Intel Corporation. “We are delighted to see Cadence enabling advanced verification solutions for the newest standards, including the latest CXL 3.0 protocol.”

CXL has become fundamental for hyperscale, data center, and cloud applications, and with the release of the CXL 3.0 specification, there is a need for tools that meet the latest requirements to ensure that early adopters can successfully build and verify their SoCs,” said Paul Cunningham, senior vice president and general manager of the System & Verification Group at Cadence. “The Cadence CXL VIP and System VIP are broad, highly differentiated, and industry-proven solutions. By supporting the industry’s newest specifications and providing first-to-market verification solutions for both IP and the SoC level, Cadence allows customers to quickly implement new standards, such as CXL 3.0.”

The new VIP solutions are part of the broader Cadence verification full flow, which includes Palladium® Z2 emulation, Protium X2 prototyping, Xcelium simulation, the Jasper Formal Verification Platform, the Helium Virtual and Hybrid Studio and the vManager Verification Management Platform. The Cadence verification full flow delivers the highest verification throughput of bugs per dollar invested per day. The VIP solutions and verification full flow support the company’s Intelligent System Design strategy, enabling SoC design excellence. For more information, please visit

About Cadence

Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For eight years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at

© 2022 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at are trademarks or registered trademarks of Cadence Design Systems, Inc. PCIe and PCI Express are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.

Category: Featured


Cadence Newsroom

Review Article Be the first to review this article
Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Combatting Software Piracy
Stefano LorenziniArteris IP Blog
by Stefano Lorenzini
Scalability – A Looming Problem in Safety Analysis
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating UVM-Based IP and SoC Functional Verification
Upcoming Events
SEMI MEMS & Imaging Sensors Summit at World Trade Center WTC; 5-7 Place Robert Schuman Grenoble France - Sep 6 - 7, 2022
CadenceLIVE Boston 2022 at Boston Marriott Burlington MA - Sep 14, 2022
SEMICON Taiwan 2022 a at TaiNEX 1 Taipei Taiwan - Sep 14 - 16, 2022
MIPI DevCon 2022 - Virtual Event at United States - Sep 20 - 21, 2022

© 2022 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise