NEC Adopts Sigrity's Chip-Package Co-Design Solutions for Dynamic Power Analysis; CoDesign Studio and XcitePI Solutions Chosen to Identify Critical Package Effects and Prevent Costly Respins

SANTA CLARA, Calif.—(BUSINESS WIRE)—Feb. 27, 2006— Sigrity, Inc. today announced that NEC Corporation has adopted Sigrity's XcitePI(TM) and CoDesign Studio(TM) solutions for power integrity analysis of NEC's next generation of supercomputer products. XcitePI performs full-chip, dynamic simulation of the complete power grid to determine the severity of on-chip power integrity issues. CoDesign Studio is the only EDA solution that simultaneously co-simulates the complete chip and entire package in an integrated design environment, identifying all distributed package effects that impact the correct operation of the chip to ensure ICs work as expected when placed into actual packages. Sigrity's unique chip-package co-design analysis approach provides fast and accurate results, potentially saving millions of dollars by preventing costly respins.

According to Takeshi Nishikawa, general manager of the Computer Division at NEC Corporation, "Electrical power modeling of our very complex chip and its entire package is a very complex process, and we believe that the package effects will have a significant impact on the correct operation of the chip. Sigrity's CoDesign Studio solution with XcitePI and SPEED 2000 quickly and effectively addresses our concerns in a comprehensive manner. It identifies critical chip-package interactions during power integrity analysis that we need to address in order to meet our commitment to operational excellence."

Jiayuan Fang, president of Sigrity said, "We're pleased that NEC, like several other leading electronic companies, is using CoDesign Studio and XcitePI for fast and accurate full-system power analysis. This solution set delivers comprehensive analysis of both the chip and package effects to ensure correct design operation and to help reduce expensive design iterations."

Simultaneous chip-package co-simulation

Unlike other EDA tools, CoDesign Studio performs simultaneous chip-package co-simulation, analyzing power integrity of the entire chip and package power delivery system to quickly achieve accurate results. It combines Sigrity's SPEED2000(TM) solution, the industry's defacto-standard for electrical analysis of packages, with the company's XcitePI(TM) solution for IC power grid analysis. CoDesign Studio takes into account the complete self and mutual parasitics of the chip and all electromagnetic interactions within the package. Its intelligent "what-if" analysis in the chip-package co-design environment provides multiple design choices, including chip and package decoupling capacitor selection and placement, flip-chip or wirebond package selection, IC floorplan modification, and C4 bump and IC power grid reconfiguration.

About Sigrity

Sigrity, Inc., a privately held U.S. company incorporated in 1998, delivers advanced software solutions for package physical design and for analyzing power and signal integrity in chips, packages and printed circuit boards. Sigrity's patented electrical analysis methodologies run orders of magnitude faster than general-purpose electromagnetic tools, helping leading companies in the semiconductor, computer, graphics, communications and networking industries ensure high performance and reduce time to market. The company is headquartered in Santa Clara, Calif., with direct sales and global distribution through worldwide representatives. For more information about how to ensure operational designs by using Sigrity's package physical design and power and signal integrity analysis solutions, please visit:

Sigrity, the Sigrity logo, CoDesign Studio, SPEED2000, and XcitePI are trademarks of Sigrity, Inc.

Sigrity, Inc.
Teo Yatman, 408-260-9344 ext. 115 

Email Contact 
ThinkBold Corporate Communications, LLC
Sarah Miller, 231-264-8636

Email Contact

Review Article Be the first to review this article

 True Circuits: Ultra PLL

Featured Video
More Editorial  
Latest Blog Posts
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
The Contingent Purchase Order Reassures Buyer and Seller
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Meet the New Cylynt, Fighting Software Piracy Around the Globe
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Smart Assembly of SoC Designs
Digital Design ASIC Manager for EDA Careers at RTP, North Carolina
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Physical Design/Layout Engineer for EDA Careers at EAST COAST, California
Upcoming Events
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
SEMICON West 2020 - Virtual Event at - Jul 20 - 23, 2020
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020
Drive World Conference & Expo at Santa Clara Convention Center Santa Clara CA - Aug 11 - 13, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise