Sequence CoolTime Adds Fast, Accurate PGA & SSN Analysis

SANTA CLARA, Calif.—(BUSINESS WIRE)—June 4, 2007— A pair of vexing SoC design issues -- Power Gating Analysis (PGA), and Simultaneous Switching Noise (SSN) -- are now being addressed by low-power leader Sequence Design's CoolTime with automated analysis capabilities that enable faster, more accurate power signoff. The new PGA and SSN capabilities address critical design issues in low-power wireless and high-speed interface designs, such as DDR.

"Both PGA and SSN can severely impact large, densely packed designs," said Vic Kulkarni, Sequence president and CEO. "Unfortunately, they are difficult to model and analyze, but with these new capabilities, CoolTime automates this process with unequaled accuracy."

CoolTime offers a fast "what-if" PGA capability that enables users to rapidly determine switch turn-on sequence to control peak rush current and minimize wake-up time. Rush current analysis examines the peak current required by a gated block as it turns on, and calculates the impact of this current on the power grid to other active sections of the chip. Wake-up time analysis determines how long it takes for instances in the power-gated block to reach the nominal supply voltage and be function and timing ready. CoolTime's PGA capability provides "what-if" rush current and wake-up time analysis results within an hour instead of the days consumed by conventional methods.

When multiple output drivers switch simultaneously, they induce a voltage drop in the chip/package power distribution. This simultaneous switching momentarily raises the ground voltage within the device relative to the system ground. This apparent shift in the ground potential to a non-zero value is known as SSN or ground bounce. Many designs in high-volume applications such as storage, computing, and communications are impacted by SSN, including those with high-speed parallel interfaces (DDR), highly inductive, or high-pin-density packaging.

Current manual SSN analysis methodologies are time-consuming, error prone, and capacity constrained, often requiring a week or more to obtain a correct simulation netlist. CoolTime now analyzes and determines SSN with enhanced designer productivity and increased silicon integrity through the use of accurate internal die parasitics assembled from extraction. It provides accurate on-chip parasitic extraction and automates the entire analysis, reducing the time to prepare the netlist from a week to an hour. For the user-defined region of the pad ring, it generates chip parasitics, applies parasitic reduction, determines IO instances in the region, sensitizes IO instance pins, stitches all SPICE components (including package model), and loads results in CoolTime's waveform viewer.

These improvements minimize manual setup and human error, reduce debug and simulation setup time, and provide fast netlist generation for multiple IO regions.

About Cool Products

Sequence's Cool Products family -- CoolTime, CoolPower, and CoolCheck -- cut design closure times by preventing time-consuming iterations between separate timing, SI, power analysis and optimization tools.

CoolTime, the industry's most accurate dynamic voltage drop analysis and optimization solution, concurrently analyzes timing, signal integrity, static IR drop, and electromigration. CoolPower includes automated power, timing, and signal integrity optimization features. Both leakage and dynamic power can be automatically optimized using CoolPower's multi-Vt cell swapping and cell resizing, and its MTCMOS power gating optimization slashes leakage power up to 100X or more. CoolCheck enables effective power grid debug early in the flow with a fast vectorless technique for finding high resistive connectivity of standard cells and macros.

About Sequence

Sequence Design accelerates the ability of SoC designers to bring high-performance, power-aware ICs quickly to market. Sequence Design-For-Power solutions give customers the competitive advantage necessary to excel in aggressive technology markets. For more information:

All trademarks mentioned herein are the property of their respective owners.


Sequence Public Relations
Jim Lochmiller, 541-821-3438
Email Contact

Review Article Be the first to review this article
Featured Video
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Breaking Down Chip Design Functional Verification with Breker’s Adnan Hamid
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Welcome Back to DAC – in Person – in San Francisco
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Why Automate Traceability?
Logic Design Engineer for Intel at Santa Clara, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
NAND Hardware Engineer for Apple Inc at Cupertino, California
CSM Design Verification Lead for Apple Inc at Cupertino, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Upcoming Events
67th Annual IEEE International Electron Devices Meeting at Hilton San Francisco Union Square hotel San Francisco - Dec 11 - 15, 2021
67th Annual International Electron Devices Meeting at Hilton San Francisco Union Square Hotel San Francisco, CA - Dec 13 - 15, 2021
DVCon India 2021 at India - Dec 14 - 16, 2021
SEMICON Japan 2021 Hybrid at Tokyo Big Sight / Online Tokyo Japan - Dec 15 - 17, 2021

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise