Sagantec and Time to Market Team up to Offer Design Migration Solutions

FREMONT, Calif.—(BUSINESS WIRE)—November 19, 2007— Sagantec and Time To Market Inc. (TTM) of San Jose, CA, today announced a collaboration to jointly deliver complete integrated circuit (IC) design migration solutions. This program offers a variety of unique strategies for re-implementation of existing designs to new process technologies.

This joint program combines Sagantec's layout reuse, process migration, and layout acceleration tools with TTM's IC design expertise and services. This combination provides powerful synergistic solutions that deliver complete tape-out-ready IC implementation in less time than traditional design flows.

These design migration solutions include: migration of complete IC designs to new process technologies, migration of designs from aging fabrication lines to modern fabrication processes, and porting from one foundry to another. These solutions support digital, mixed-signal, custom, or system-on-chip (SoC) ICs.

In today's dynamic electronics market, semiconductor companies need the flexibility and ability to quickly port designs from one process to another. This program enables these companies to take advantage of the denser and lower power technologies, and the ability to utilize additional or alternate wafer production sources. Sagantec and TTM offer the technology, expertise and resources to perform these tasks in a timely and efficient manner.

"Sagantec's layout reuse, automation and acceleration tools decrease the time and lower the cost to implement designs in multiple process technologies," said Hillel Ofek, president and chief executive officer of Sagantec. "Our customers are reporting breakthrough productivity and time gains using our tools in production for 65nm and 45nm ICs. This new partnership with TTM broadens the access to our technology and opens additional channels for delivering its benefits to a wider market."

Venkata Simhadri, president and chief executive officer of Time To Market Inc. said, "With the increase in complexity and effort necessary to do current layout implementation tasks, we have seen a growing demand for foundry and process portability. Combined with Sagantec's automated layout migration tools and our design expertise, we can address these demands and provide a solution that is significantly faster and very cost effective."

About Sagantec

Sagantec accelerates design to silicon in advanced process technologies. Sagantec's EDA products enable a dramatic shortcut in the successful deployment of new silicon technology through the use of physical design reuse, automatic process migration and DFM optimization. Sagantec's migration tools are used to redirect designs to either the newest technology or to a different process at the same technology node. Sagantec's DFM solutions accelerate delivery of high-yielding silicon through physical-design optimization. Privately held and funded, its corporate headquarters is at 46485 Landing Parkway, Fremont, CA. 94538. Telephone: (510) 360-5200. Facsimile: (510) 360-5255. On the Web at:

About TTM Inc.

Time To Market (TTM) Inc. is an ASIC design and embedded software Services Company based in San Jose, California. The company was incorporated in 1998 and has expanded operations to Hyderabad and Bangalore, India. TTM's reputation is based on a long history of first time success, on-time delivery, very large and complex designs in 90nm/ 65nm silicon, with SERDES high speed interfaces, and flip-chip packaging. The company has completed ASIC projects for leading electronics companies in the consumer, networking, and communications markets. For more information about TTM, please visit our web site at, or contact us at 408-213-0370.


Phyllis Orlando, 510-360-5200 ext. 115
Email Contact
Lee PR
Amy Battrell, 650-363-0142
Email Contact
Debbie McDermott, 650-363-0142
Email Contact



Review Article Be the first to review this article

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Functional Safety and Security in Embedded Systems
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Phil Kaufman Award Goes on Hiatus for 2020
Colin WallsEmbedded Software
by Colin Walls
Why develop embedded software bottom up?
Test Engineer for Marvell Semiconductor at Santa Clara, California
Principle Digital Design ASIC Manager for EDA Careers at RTP, North Carolina
IC Design Engineer - SoC Integration for Xilinx at San Jose, California
ASIC Design Engineer, for Apple Inc at Cupertino, California
Product Line Manager for EDA Careers at Multiple, North Carolina
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Upcoming Events
Accellera Day India 2020 at Online Event India - Dec 2 - 3, 2020
RISC-V Summit 2020. at United States - Dec 7 - 10, 2020
SEMICON Japan 2020 Goes Virtual at Japan - Dec 11 - 18, 2020
IPC APEX EXPO 2021 at San Diego Convention Center san diego - Mar 6 - 11, 2021
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise