Spansion Selects Berkeley Design Automation Analog FastSPICE(TM) for Multi-Chip-Package Performance Verification

SANTA CLARA, Calif.—(BUSINESS WIRE)—December 18, 2007— Berkeley Design Automation Inc., provider of Precision Circuit Analysis(TM) technology for advanced analog and RF integrated circuits (ICs), today announced that Spansion, the world's largest pure play provider of Flash memory solutions, has selected the company's Analog FastSPICE(TM) circuit simulator for full-circuit verification of its Multi-Chip-Package (MCP) devices for high-performance, low-power, small-footprint applications such as cellular handsets, personal information devices, and GPS receivers.

"Verifying our leading-edge flash circuits with advanced multi-chip packages requires transistor-level performance simulation with over 200,000 elements, including 142 mutual inductors," said Jim Thomas, corporate vice president of product development at Spansion. "Traditional SPICE simulators cannot handle this complexity, and digital fastSPICE simulators do not have the required accuracy. Analog FastSPICE can produce true SPICE accurate results for this critical application. AFS completes what is otherwise impossible in less than 9 hours."

Berkeley Design Automation tools include Analog FastSPICE(TM) circuit simulation, RF FastSPICE(TM) periodic analyzer, and PLL Noise Analyzer(TM). The company guarantees identical waveforms to the leading "golden" SPICE simulators down to noise floor (typically ~0.1%) while delivering 5x-10x higher performance and 5x-10x higher capacity. It achieves this by using advanced algorithms and numerical analysis techniques to rapidly solve the full-circuit matrix and the original device equations without any shortcuts that could compromise accuracy.

Design teams from top-10 semiconductor companies to leading startups use Berkeley Design Automation tools to solve big analog/RF verification problems. Typical applications include characterizing complex blocks (e.g., PLLs, ADCs, DC:DC converters, PHYs, Tx/Rx chains) and running performance simulation of full circuits (e.g., wireless transceivers, wireline transceivers, high-speed I/O macros, memories, microcontrollers, data converters, and power converters).

"We are excited that Spansion is extending the adoption of Analog FastSPICE to additional areas of their verification environment," said Ravi Subramanian, president and CEO of Berkeley Design Automation. "Full-circuit performance simulation is a key requirement for yield management in multi-chip-packages applications, and we are delighted that Analog FastSPICE provides Spansion with an accurate and efficient verification capability for this need."

About Berkeley Design Automation

Berkeley Design Automation, Inc. is the recognized leader in advanced analog/RF verification. Its Precision Circuit Analysis technology combines the accuracy, performance, and capacity needed to verify GHz designs in nanometer-scale silicon. Berkeley Design Automation is the recipient of EDN Magazine's 2006 Innovation Award and the 2006 Red Herring 100 North America Award, making it the first analog and RF EDA company to be honored with either exclusive award in five years. Founded in 2003, the company is funded by Woodside Fund, Bessemer Venture Partners, Matsushita Electric Industrial Co. Ltd., and NTT Corporation. For more information, see http://www.berkeley-da.com.

Analog FastSPICE, RF FastSPICE, PLL Noise Analyzer, WaveCrave, and Precision Circuit Analysis are trademarks and Berkeley Design is a registered trademark of Berkeley Design Automation, Inc. HSPICE is a registered trademark of Synopsys Inc. (NASDAQ:SNPS). Spectre is a registered trademark of Cadence Design Systems Inc. (NASDAQ:CDNS). Any other trademarks or trade names mentioned are the property of their respective owners.

Spansion(R), the Spansion logo, MirrorBit(R), MirrorBit(R) Eclipse(TM), ORNAND(TM), HD-SIM(TM) and combinations thereof, are trademarks of Spansion LLC in the U.S. and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.

Contact:

PR for Berkeley Design Automation
Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Breaking Down Chip Design Functional Verification with Breker’s Adnan Hamid
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Welcome Back to DAC – in Person – in San Francisco
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Why Automate Traceability?
Jobs
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Upcoming Events
RISC-V Summit 2021 - Virtually or in-person at Moscone Center West Hall 747 Howard St San Francisco CA - Dec 6 - 8, 2021
Where is the Functional Safety Standard and Why Adopt It? at Design Automation Conference Moscone West, Room 3001 San Francisco CA - Dec 6, 2021
Semicon West Hybrid 2021 at Moscone North and South San Francisco, CA - Dec 7 - 9, 2021
67th Annual IEEE International Electron Devices Meeting at Hilton San Francisco Union Square hotel San Francisco - Dec 11 - 15, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise