Mentor Graphics Qualifies Calibre Model-based Planarity Flow for TSMC's 65 and 40 nanometer IC Manufacturing Processes

WILSONVILLE, Ore.—(BUSINESS WIRE)—May 29, 2008— Mentor Graphics Corporation (Nasdaq:MENT) today announced that its SmartFill model-based planarity flow has been qualified for TSMCs 65 and 40 nanometer (nm) processes. By reducing metal thickness variability, model based metal filling can help improve systematic and parametric yield. The SmartFill flow integrates the Calibre® CMPAnalyzer and YieldEnhancer facilities, and TSMCs DFM (design for manufacturing) data kit (DDK). The SmartFill qualification is a continuation of the DFM between Mentor Graphics and TSMC under TSMCs Active Accuracy Assurance (AAA) program.

Making the best use of foundry data in an accurate and consistent manner with EDA partners is a goal of our AAA initiative. We envision further collaboration with Mentor Graphics as AAA expands to capture more of advanced process technologies inherent value, said S.T. Juang, Sr. Director of Design Infrastructure Marketing, TSMC.

The Calibre CMPAnalyzer tool is the foundation of the Mentor CMP solution. CMPAnalyzer is directly linked with VCMP, TSMCs CMP simulator, to provide 3-D hotspot detection and to determine an optimum filling strategy. CMPAnalyzer then passes the appropriate information to the SmartFill function of the Calibre YieldEnhancer tool, which adds the fill elements directly into the layout design database. The combination of accurate foundry data and intelligent fill analysis improves parametric yield by reducing thickness variation that affects resistance while minimizing the capacitance added to the design. CMPAnalyzer also generates thickness values that can be incorporated into the Calibre xRC tool for more accurate parasitic extraction. CMPAnalyzer and YieldEnhancer are built on the Calibre nm Platform, the industrys leading physical verification platform known for delivering best-in-class performance, accuracy, and reliability.

As we move beyond 65nm, tight linkages between EDA tools and manufacturing processes becomes more and more critical, said Joseph Sawicki, vice president and general manager, Design to Silicon Division, Mentor Graphics. With CAA, litho process checking, and CMP tools qualified at TSMC, the Calibre physical verification platform provides a comprehensive approach to yield management at advanced process nodes.

About Mentor Graphics

Mentor Graphics Corporation (NASDAQ:MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the worlds most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $850 million and employs approximately 4,200 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site:

(Mentor Graphics and Calibre are registered trademarks and xRC is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)


Mentor Graphics
Gene Forte, 503-685-1193
Email Contact
Sonia Harrison, 503-685-1165
Email Contact

Review Article Be the first to review this article

Hardware Engineer, Board Design for Arista Networks at Santa Clara, California
Sr. Application Engineer for Mentor Graphics at Fremont, California
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Salesforce Technical Lead   East Coast  for EDA Careers at Cherry Hill, New Jersey
Upcoming Events
DVCon U.S. 2020 at DoubleTree Hotel San Jose CA - Mar 2 - 5, 2020
OFC 2020 - The Optical Networking and Communication Conference & Exhibition at San Diego Convention Center San Diego CA - Mar 8 - 12, 2020
DATE '2020 at ALPEXPO Grenoble France - Mar 9 - 13, 2020
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 22 - 26, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise