EZchip Technologies Delivers Samples of the NP-3 Network Processor to Customers

YOKNEAM, Israel—(BUSINESS WIRE)—July 1, 2008— EZchip Technologies Ltd. (a LanOptics Ltd. company, NASDAQ:EZCH), a fabless semiconductor company providing Ethernet network processors, today announced that it has begun shipping samples of its NP-3, 30-Gigabit network processor, to customers. The NP-3 is a scale-up of EZchips highly successful NP-2 network processor, to provide higher performance and an enhanced feature set for Carrier Ethernet applications. The NP-3 is manufactured in a 90 nanometer silicon process and is pin and software compatible with the NP-2 offering customers an easy migration path to benefit from its enhancements. NP-3 is available in lead and lead-free (Pb-free) packages (RoHS compliant), and commercial and industrial temperature grades.

Through NP-2s processing flexibility and high integration EZchip has attained a leadership position in the market for high-speed network processors, said Eli Fruchter, President and CEO of EZchip Technologies. The NP-3 and the ensuing 100-Gigabit NP-4 for the CESR (Carrier Ethernet Switches and Routers) market and the NPA for the CEAP (Carrier Ethernet Access Platforms) market, implement our vast experience gained through working closely with customers in addressing the complex requirements for building Carrier Ethernet equipment.

EZchip's NP-3 provides 30-Gigabit throughput and features three 10-Gigabit ports, integrated hierarchical traffic management and dedicated hardware for Ethernet and MPLS OAM processing offload. Similar to EZchips NP-2 network processor, in production, the NP-3 is also targeting mainly Carrier Ethernet Switches and Routers (CESR) applications. Since the NP-3 is manufactured in a 90 nanometer silicon process it offers a significant performance increase. Architecture and algorithmic enhancements further boost the NP-3 performance to provide large processing headroom and a total throughput of 30-Gigabits per second.

The NP-3 is being designed-in by customers into a variety of networking equipment including Edge Routers, Metro and Aggregation Switches, GPON OLT Access Nodes and Ethernet to SONET/SDH Switches. EZchip provides customers with reference source code to implement a variety of applications such as L2 switching, Q-in-Q, PBT, VPLS, MPLS and IPv4/IPv6 routing.

NP-3 features dedicated hardware for OAM processing offload. OAM (Operations, Administration and Maintenance) is a set of specifications that provide the cornerstone for reliability and high availability in Carrier Ethernet networks. OAM processing however burdens CESR equipment with significant processing overhead related to complex packet classification, simultaneous monitoring of many sessions and accurate bandwidth control. The NP-3 through its processing flexibility, integrated traffic management and dedicated OAM hardware, enables high-performance OAM processing that can adapt to changing standards and requirements.

NP-3 boasts all the NP-2 features, and in particular the extensive processing flexibility and the integrated hierarchical traffic management especially tuned for delivering triple-play services. In addition, the NP-3 features three 10-Gigabit ports that can operate simultaneously making it ideal for use not only on line cards in chassis-based system architectures, but also in pizza boxes that are often used in Metro Ethernet add/drop ring applications. In these applications, the two 10-Gigabit ports connect to a ring and the third port is used to provide a connection towards the subscribers.

NP-3s exceptionally flexible packet processing enables system designers to future proof their designs to support new protocols and features through software updates. Packet parsing is supported for any field anywhere in the packet. Various table lookup options are provided with support for long lookup keys and results. Flows are classified based on any combination of extracted packet information. Any packet header and content can be edited and packets can easily be replicated to support multicast applications. A run to completion processing model guarantees support for processing scenarios of any complexity. Large code space is provided to support complex applications as well as true hitless code updates.

The integrated traffic management provides advanced Quality of Service for enforcing flow-based service level agreements (SLA) and enabling triple-play services (voice, video, data). The NP-3 traffic management provides frame queuing and hierarchical scheduling of traffic on all NP-3 interfaces. Individual flows are assigned with specific QoS and are aggregated to enforce SLAs for services, users, virtual ports and ports.

About EZchip Technologies

EZchip Technologies is a fabless semiconductor company that provides Ethernet network processors. EZchip provides its customers with solutions that scale from 1-Gigabit to 100-Gigabit per second with a common architecture and software across all products. EZchip's network processors provide the flexibility and integration that enable triple-play data, voice and video services in access, metro and edge systems that make up the new Carrier Ethernet networks. For more information on EZchip, visit our web site at http://www.ezchip.com.

"Safe Harbor" statement under the Private Securities Litigation Reform Act of 1995: This release contains forward looking statements that are subject to risks and uncertainties, including, but not limited to, the impact of competitive products, product demand and market acceptance risks, customer order cancellations, reliance on key strategic alliances, fluctuations in operating results, delays in development of highly-complex products and other risks detailed from time to time in LanOptics filings with the Securities and Exchange Commission. These risks could cause the Company's actual results for 2008 and beyond to differ materially from those expressed in any forward looking statements made by, or on behalf of LanOptics.

1 | 2  Next Page »



Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Breaking Down Chip Design Functional Verification with Breker’s Adnan Hamid
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Welcome Back to DAC – in Person – in San Francisco
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Why Automate Traceability?
Jobs
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Logic Design Engineer for Intel at Santa Clara, California
Upcoming Events
RISC-V Summit 2021 - Virtually or in-person at Moscone Center West Hall 747 Howard St San Francisco CA - Dec 6 - 8, 2021
Where is the Functional Safety Standard and Why Adopt It? at Design Automation Conference Moscone West, Room 3001 San Francisco CA - Dec 6, 2021
Semicon West Hybrid 2021 at Moscone North and South San Francisco, CA - Dec 7 - 9, 2021
67th Annual IEEE International Electron Devices Meeting at Hilton San Francisco Union Square hotel San Francisco - Dec 11 - 15, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise