Cadence Expands Enterprise Verification Solution to Include Planning, Unified Verification Metrics and Industry Databases

SAN JOSE, CA -- (MARKET WIRE) -- Sep 09, 2008 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today introduced significant enhancements to its enterprise verification solution that will help project and program leaders better manage complex verification projects by providing much greater visibility from specification to closure. With these enhancements, project managers can now more easily create verification plans, expand the scope and scalability of project metrics being managed, and uniquely combine formal verification, testbench simulation, and verification acceleration metrics for integrated verification process management. These new capabilities can lead to higher quality products, more productive multi-specialist verification teams, and increased project predictability.

Mainstream adoption of coverage-driven verification (CDV) methodology such as the open verification methodology (OVM) and e reuse methodology (eRM) have improved the quality and productivity of verification teams. However, challenges remain around creating a useful verification plan, leveraging assertion-based verification (ABV) and formal verification in a CDV approach, and coping with the increased volume of data. Cadence now provides a new metric-driven verification (MDV) methodology and solution which extends CDV to address these issues.

"The Cadence verification solution continues to transform our approach to managing verification projects," said Dominic Wong, Engineering Tools Strategic Manager, of Teradyne. "Engineering specifications are now the golden document used to determine high-quality verification completion. In addition we firmly believe in formal verification, and the ability to incorporate our specification into the process brings more leverage to our existing methodology."

The Incisive® Enterprise Manager now includes a new verification planner, aiding creation of verification plans for MDV either interactively or by directly annotating Microsoft Word®- or PDF-formatted specifications. The integration of Incisive Formal Verifier expands metrics to include assertions and checks, complementing metrics from Incisive Enterprise Simulator, Incisive Xtreme III, and Incisive Palladium, resulting in unified verification metrics. Incisive Verification IP is MDV-enabled to jump start the methodology for standard protocols. Integration with scalable SQL databases handles the explosive growth of metrics for verification, and provides open metrics management and analysis across Incisive formal, testbench simulation and acceleration technologies.

"More project management desktops are running Microsoft Office® and the Cadence technology provides a unique link between the Office world and workstation-based engineering processes that facilitate electronics development," said Sanjay Raveendranathan, Worldwide Industry Managing Director, EPG Worldwide Industry Manufacturing, Microsoft. "By addressing the need of multi-specialist SoC and system-development teams for more reliable enterprise-level verification processes, this new offering clearly demonstrates the power and success of Microsoft's commitment to work with companies such as Cadence to develop role-based productivity solutions to provide broad access to enterprise data and processes through familiar Microsoft productivity tools."

These innovations enable better risk mitigation by clearly documenting requirements in the executable specification, across hardware and embedded software. They provide a correlation of project requirements -- in Microsoft Word or PDF -- to executable plans, with change management and tracking, while minimizing the verification costs associated with the rippling effect of hundreds of specification changes.

"The improvements we've made to the Cadence enterprise verification solution will go a long way in providing managers with the visibility they've been seeking to ensure their complex verification projects stay on track," said Michal Siwinski, Enterprise Verification group marketing director at Cadence. "The efficiencies gained through our planning and project management technology can really mean the difference between meeting verification goals and missing them, resulting in higher project risks."

Cadence enterprise verification technology will be the topic of several sessions at CDNLive! Silicon Valley, the Cadence user group conference that begins today at the San Jose Convention Center and San Jose Marriott Hotel.

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence® software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2007 revenues of approximately $1.6 billion, and has approximately 5,100 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

Cadence and Incisive are registered trademarks and the Cadence logo is a trademark of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Image Available:

For more information please contact:
Dean Solov
Cadence Design Systems

Email Contact

Review Article Be the first to review this article

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! CEO Outlook May 18
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Electronics Engineer for Lockheed Martin at Sunnyvale, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Upcoming Events
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
Verific: SystemVerilog & VHDL Parsers

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise