Si2 Announces Release of Common Power Format Version 1.1

AUSTIN, Texas—(BUSINESS WIRE)—September 23, 2008— Today the Silicon Integration Initiative (Si2) announced release of the Common Power Format (CPF) Version 1.1, incorporating major enhancements to the widely adopted low-power intent format. CPF 1.1 was approved by the Low Power Coalition (LPC).

Ameesh Desai, Si2 Board Chair and Senior Director of Design Tools and Methodology at LSI said, I am pleased with the rapid progress of the CPF. Efficient power utilization has become a primary need for electronic products worldwide. The efforts by Si2s LPC coalition members are enabling the industry to implement low-power semiconductors that reduce costs and risks and development times.

The CPF standard reduces this risk by extending the industrys RTL-GDSII design infrastructure to support low power design techniques in a safe and efficient manner. In a little over a year the LPC has taken the next step to broaden the applicability to an even larger set of designs and methodologies with CPF 1.1.

CPF is a Tcl-based format used to capture the power intent of a design. CPF complements the RTL and/or netlist description of the design allowing existing golden RTL blocks to be used without modification. CPF has achieved wide acceptance in EDA tools in end-user tool flows, and enjoys a record of numerous completed chip tape-outs with subsequent testimonials, and adoption into leading foundry reference flows.

The extensions in CPF 1.1 further expand support for bottom-up and top-down hierarchical flows and enable the integration, reuse and verification of internal and 3rd party developed power aware IP. Power intent for multiple IP blocks from multiple sources can be integrated together with appropriate resolution of power domains, power modes and power related rules. In addition, CPF 1.1 supports sophisticated macro modeling of hard IP such as embedded memories with complex power structures. This enables implementation and verification of the IPs power behaviors in the design context.

CPF 1.1 expands the number of power domain operating states to include reversed biased and forward biased states. This enables the support of additional sophisticated power minimization techniques that are becoming more common in low power designs. CPF 1.1 improves the modeling of transitions between power modes which enables in-depth verification to ensure that the design can successfully enter and exit each operating mode, preventing a common source of failure in low power designs. CPF 1.1 also provides a new general model to describe power requirements for special low power cells such as state retention, isolation, always-on cells. This improves designer productivity by further automating implementation and verification of the design power intent.

Gill Watt, CAD Manager at AMD, and chair of the LPC said, "The LPC members recognize that the marketplace is demanding more power efficient designs for both mobile and wired products. CPF 1.1 contains major enhancements to extend its applicability to new design styles and methodologies. These enhancements provide greater flexibility particularly for designs that re-use IP from multiple sources. This flexibility is expected to expand the use of power-aware techniques from specialized power-critical designs into widespread practices used in all mainstream designs, allowing LPC member companies to provide more power efficient products to the marketplace."

CPF 1.1 is available for download at:


The CPF standard was approved and made publicly available in March of 2007. CPF is supported by many adoption aids and tools, all available from Si2: a CPF tutorial (in both English and Mandarin), a CPF Parser software, the CPF Pocket Guide, a LPC Glossary. A CPF Relational Analyzer is available to LPC members. CPF is supported not only by the Low Power Coalition, but also the Power Forward Initiative,

About the Low Power Coalition (LPC)

The Low-Power Coalition (LPC) is delivering enhanced capabilities in low-power Integrated Circuit (IC) design flows in particular relating to specifications of low-power design intent, architectural tradeoffs, logical/physical implementation, design verification and testability. Member companies are: Advanced Micro Devices (NYSE: AMD), ARM (Nasdaq: ARMHY), Atrenta, Azuro, Cadence Design Systems (Nasdaq: CDNS), Calypto Design Systems, ChipVision Design Systems, Entasys, Envis, Freescale Semiconductor, Global Unichip, IBM (NYSE: IBM), Intel (Nasdaq: INTC), LSI Corporation (NYSE: LSI), NXP Semiconductors, Sequence Design, and Virage Logic (Nasdaq: VIRL). The Low Power Coalition is an open industry group operating under the auspices of Si2. All interested parties are invited to join existing LPC members and participate. For further information on the Low Power Coalition, see

About Si2

Si2 is an organization of industry-leading semiconductor, systems, EDA, and manufacturing companies focused on improving the way integrated circuits are designed and manufactured in order to speed time to market, reduce costs, and meet the challenges of sub-micron design. Si2 is uniquely positioned to enable collaboration through a strong implementation focus driven by its member companies. Si2 focuses on developing practical technology solutions to industry challenges. Si2 represents nearly 100 companies involved in all parts of the silicon supply chain throughout the world. Web site: .

1 | 2  Next Page »

Review Article Be the first to review this article

New Customer Special

Featured Video
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Linley Fall Processor Conference 2020 – Part One
More Editorial  
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
A Unified Flow for Embedded Systems Development
Colin WallsEmbedded Software
by Colin Walls
Time for a new programming paradigm?
IC Design Engineer - SoC Integration for Xilinx at San Jose, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Product Line Manager for EDA Careers at Multiple, North Carolina
Test Engineer for Marvell Semiconductor at Santa Clara, California
Principle Digital Design ASIC Manager for EDA Careers at RTP, North Carolina
Director Technical and Corporate Marketing for EDA Careers at San Jose, California
Upcoming Events
International Conference on Computer Aided Design (ICCAD) 2020 at San Diego Mission Bay Resort San Diego CA - Nov 2 - 5, 2020
2020 International Conference On Computer Aided Design at San Diego Mission Bay Resort San Diego CA - Nov 2 - 5, 2020
SUBMIT YOUR PAPER TO THE 2020 ITC! at Washington DC - Nov 3 - 5, 2020
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise