Cadence Custom Lithography Technology Addresses 22-Nanometer Semiconductor Manufacturing

SAN JOSE, CA -- (MARKET WIRE) -- Oct 08, 2008 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today announced the availability of software that optimizes custom lithographic source illumination, a new capability in its integrated source mask optimization (SMO) technology family for IC manufacturing at 22 nanometers and beyond. Optimized custom litho source illumination delivers the superior process window and improved two-dimensional image fidelity required for 22-nanometer semiconductor manufacturing.

Cadence® collaborated with Tessera Technologies, Inc. (NASDAQ: TSRA) to incorporate the custom source illumination manufacturing awareness into its SMO software technology family. The new capability is integrated into the Cadence resolution enhancement technology (RET) flow for both single- and double-patterning lithography, and it delivers exceptional ease of use and automation to accelerate both technology development and production ramps.

"The flexibility to take full advantage of diffractive optical elements is essential to achieving high yields at the 22nm node," said Michael Bereziuk, executive vice president of Imaging & Optics at Tessera. "Tessera is pleased to work with Cadence to provide solutions to the SMO challenge that utilize our full design expertise and ten years of experience with off-axis illumination."

The collaboration between Cadence and Tessera focuses on Tessera's DigitalOptics™ technologies, which enable one of the broadest range of control available today, providing conventional, gray-tone, and free-form litho source illumination. Effective source mask optimization requires that the full degrees of freedom and actual constraints of the illumination design are incorporated into the design algorithms. Incorporating these more advanced models into the Cadence SMO software provides powerful new capabilities to the entire user community.

At 22 nanometers and below, conventional computational lithography techniques such as model-based OPC and the existing range of RETs are not sufficient to deliver the required silicon pattern fidelity. The Cadence source mask optimization technology enables more accurate computational lithography assessments and tradeoffs that improve pattern fidelity and enable increased product yield. This is accomplished by taking into account the RET/OPC recipes and models, mask manufacturability rules, polarization pattern in the lens pupil, Jones matrix of the projection lens, optical parameters of the resist stack, resist diffusion, and other key factors.

A key differentiation of the Cadence technology is its ability to optimize the litho source illumination based on the printability of two-dimensional layout structures through a process window, rather than just through critical dimension (CD) requirements of the design. The Cadence source mask optimization solution is also applicable to both conventional and free-form illumination patterns.

"We're going beyond traditional DFM to a co-optimized design and manufacturing approach with this collaboration," said Dr. Dipu Pramanik, vice president of silicon signoff and optimization at Cadence. "This collaboration with Tessera will help our customers quickly achieve their computational lithography implementation and technology entitlement goals thereby reducing their overall cost of ownership."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2007 revenues of approximately $1.6 billion, and has approximately 5,100 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence is a registered trademark and the Cadence logo is a trademark of Cadence Design Systems, Inc. in the United States and other countries. DigitalOptics is a trademark of Tessera Inc. All other trademarks are the property of their respective owners.

For more information, please contact:
Dan Holden
Cadence Design Systems, Inc.
408-944-7457

Email Contact





Review Article Be the first to review this article
Aldec

New Customer Special

Featured Video
Latest Blog Posts
Colin WallsEmbedded Software
by Colin Walls
Time for a new programming paradigm?
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automatic Handling of Register Clock Domain Crossings
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
Globalizing Sales in a COVID-19 Environment
Jobs
Product Line Manager for EDA Careers at Multiple, North Carolina
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Graduate Hardware Engineer for arm at Austin, Texas
Upcoming Events
DVCon Europe 2020 Virtual at Germany - Oct 27 - 28, 2020
SystemC Evolution Day at Germany - Oct 29, 2020
2020 International Conference On Computer Aided Design at San Diego Mission Bay Resort San Diego CA - Nov 2 - 5, 2020
Verific: SystemVerilog & VHDL Parsers
TrueCircuits:



© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise