Mentor Graphics Broadens Support of OVM Compliant Verification IP for IEEE802.3-2005 Gigabit Ethernet-based Designs

WILSONVILLE, Ore.—(BUSINESS WIRE)—October 30, 2008— Mentor Graphics Corporation (Nasdaq:MENT), today announced that its unique verification IP solution, the Questa® Multi-view Verification Component (MVC) library, has been extended to support the IEEE802.3-2005 Gigabit Ethernet standard.

Using Questa MVCs, electronic systems companies can reduce the development effort for verification environments required to validate and verify System-on-Chip (SoC) designs integrating high-speed Gigabit networking. All applications that require high bandwidth delivered by 10Gigabit Ethernet products, including high-performance computing grids and server virtualization and internet protocol television, benefit from using the Questa MVC solution. 10M/100M and 1Gigabit applications are also supported by the Questa MVC solution.

The complexity of todays SoC verification environments often require designers to spend valuable time building, validating and verifying multiple and usually incompatible Gigabit Ethernet verification IP to support system-level, TLM-level and RTL-level verification. This lack of consistency prevents teams from easily moving between abstraction levels and maximizing verification effectiveness. By leveraging support for critical industry standards such as IEEE802.3-2005 Gigabit Ethernet, SystemVerilog and the Open Verification Methodology (OVM) with the MVCs unique multi- view technology, designers can connect any level of abstraction from system to gate; integrated causality debug and analysis between abstractions; and compatibility with the Questa Verification Management solution ensures consistent model behavior, fast error resolution and gives the verification team more options to improve performance and increase coverage.

The Questa Functional Verification Platform - The Recognized Leading Solution for SystemVerilog

The Questa functional verification platform delivers the most comprehensive verification and management solution in the industry with support for all standard design and verification languages. Integrating all capabilities required for advanced functional verification of System-On-Chip (SoC) designs including constraint-solving, assertion checking, functional coverage, silicon-effects for low power and RTL/TLM debugging. In addition, the Questa platform is extended with Questa Multi-View Verification Components (MVC), Questa assertions and monitors Verification Library (QVL), the Open Verification Methodology (OVM), Questa Codelink, and Questa Verification Management (VM), allowing the Questa platform to deliver a significant reduction in effort, cost and time for the validation and verification of the most demanding SoC designs.

About Mentor Graphics

Mentor Graphics Corporation (NASDAQ:MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the worlds most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million and employs approximately 4,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site:

Mentor Graphics and Questa are registered trademarks and Codelink is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.


Mentor Graphics
Carole Thurman, 503-685-4716
Email Contact
Suzanne Graham, 503-685-7789
Email Contact

Review Article Be the first to review this article

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
What’s on Tap from the ESD Alliance? Plenty! Read On …
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating IP and SoC Development
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
ASIC Engineer for Amazon at seattle, Washington
ASIC SoC Verification Engineer for Ericsson at Austin, Texas
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Upcoming Events
SEMI MEMS & Sensors Industry Group (MSIG), MSTC 2021 at United States - Apr 13 - 15, 2021
Simulation World at United States - Apr 20 - 21, 2021
Virtual ASMC 2021 at United States - May 10 - 12, 2021
DVCon China 2021 at Shanghai China - May 26, 2021
Verific: SystemVerilog & VHDL Parsers

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise