Leading Semiconductor Companies Look to Dassault Systèmes to Improve Design Collaboration and Management

Gantry Group Survey Finds Dassault Systèmes ENOVIA Helps Companies Meet Industry Challenges by Managing Multi-Site Design, Improving Productivity and Maximizing IP Re-use

 

LOWELL, MA – November 12, 2008 – Dassault Systèmes (DS) (Euronext Paris: #13065, DSY.PA), a world leader in 3D and Product Lifecycle Management (PLM) solutions announced a new white paper from the Gantry Group which found that semiconductor companies using ENOVIA PLM solutions reported a number of clear benefits including a 74% increase in multi-site designs, a 46% savings in design engineering time and a 32% increase in product quality.

The study conducted by the Gantry Group, a technology research and ROI analysis company, entitled ROI Impact Analysis of ENOVIA Synchronicity DesignSync Data Manager, was based on a series of in-depth interviews with more than 15 of the top semiconductor companies who have deployed the ENOVIA Synchronicity DesignSync Data Manager solution.  

“In today’s economy, semiconductor companies cannot afford to waste time and money on an extensive, error-filled production process, nor can they afford to miss the small window they have to get new products out to market,” said Rick Stanton, Director, Global Semiconductor Strategy & Solutions ENOVIA R&D, Dassault Systèmes.  “The cost and timing pressures to ‘get it right the first time’ highlighted in the Gantry white paper demonstrate exactly why it is so important to have a strong collaboration and design management tool in place.”

ENOVIA Synchronicity DesignSync enables semiconductor companies to streamline business processes and reduce new product development time through one cohesive source of information that allows management and collaboration of design information, as well as visibility into the development process of each and every product.  Customers are able to improve engineering efficiency through implementing comprehensive IP Reuse and hierarchical, top-down design methodologies, decreasing costs, increasing first-sample success rate and reducing the design productivity gap.  For more information on ENOVIA Synchronicity DesignSync and other ENOVIA solutions for the semiconductor industry, please visit the company’s Web site.

Email Contact




Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise