JEDA Launches The First Commercial TLM2.0 Compliance Checker

Los Altos, Calif. November 24, 2008-JEDA Technologies, the provider of ESL model validation automation, announced today the availability of its TLM-2.0 Compliance Checker for high-level SystemC models. The TLM-2.0 Compliance Checker is part of the JEDA TLM-2.0 Validation Suite. The product targets high-level OSCI TLM-2.0 model developers and OSCI TLM-2.0 compliant Virtual Platform users. The checker reduces high-level SystemC model development time and ensures interoperability with OSCI TLM-2.0 models coming from various sources. The checker has been applied on various freely available TLM-2.0 SystemC models and has found several rule violations resulting in loss of transactions, system crashes and hard-to-find system-level malfunctions that no other checker found. The JEDA TLM-2.0 Checker can easily be applied to either existing models or models under development. The TLM-2.0 Compliance Checker is suited for TLM-2.0 model unit testing or system level testing. With JEDA's configurable traffic generator and TLM-2.0 coverage tools, the checker makes JEDA TLM-2.0 Validation Suite a complete TLM-2.0 validation solution.

"The OSCI TLM-2.0 protocol enables interoperability of the models in the Synopsys DesignWare System-Level Library, and checking protocol correctness is an important step of our validation process," said Frank Schirrmeister, director of product marketing of the Solutions Group at Synopsys, "Using automated protocol checking accelerates the development of TLM-2.0 compliant models and contributes to the high quality of Synopsys' transaction-level models".

"We are excited about how much positive feedback we get for our TLM-2.0 Compliance Checker," said Andrea Kroll, VP marketing of JEDA Technologies, Inc." By providing a TLM-2.0 Compliance Checker to automatically detect rule violations and to ensure TLM-2.0 interoperability, we are enabling the proliferation of the TLM-2.0 standard in the industry."

"The TLM-2.0 standard defines a rigorous set of semantics and rules that enable interoperability of models." stated Mike Meredith, president of OSCI. "OSCI is very pleased with the breadth of industry support the standard is getting and we welcome the addition of the JEDA TLM-2.0 Validation Suite to the ecosystem."

The JEDA TLM-2.0 Validation Suite including the TLM-2.0 Compliance Checker is available immediately.

About JEDA Technologies
JEDA Technologies enables its customers to accelerate their high-level model development effort so they can reduce their ESL design risks. We provide products and solutions to measure model quality, help manage ESL design and modeling project schedules. JEDA solutions significantly accelerate high-level model development and enable an advanced ESL model validation process to reduce the risk of virtual platform development projects. The solution include advanced coverage tools for C++ and SystemC models as well as sophisticated checkers for OCP and TLM-2.0-base SystemC models to automat self-checking and detect interoperability issues. The company was founded in 2002 and is located in Los Altos, California. For more information, please visit

# # #

Media Contacts:

Andrea Kroll
JEDA Technologies
650 964 5332
Email Contact

Review Article Be the first to review this article

Featured Video
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Intel’s new CEO: comments from media and analysts
More Editorial  
Senior Java Developer/Architect for EDA Careers at Varies, North Carolina
SerDes Applications Design Engineer for Xilinx at San Jose, California
Technical Marketing Mmanager for EDA Careers at Fremont, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Upcoming Events
Si2 AI/ML Winter Workshop at United States - Jan 29, 2021
virtual DATE 2021 at France - Feb 1 - 5, 2021
SEMI Technology Unites Global Summit at United States - Feb 15 - 19, 2021
DVCon U.S. 2021 at Virtual - Mar 1 - 4, 2021
Verific: SystemVerilog & VHDL Parsers

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise