Jasper Design Automation’s Kathryn Kranen To Deliver Keynote Address At IP08 In Grenoble On Breakthroughs In Design Reuse And IP Delivery

MOUNTAIN VIEW, Calif.—(BUSINESS WIRE)—December 2, 2008— Jasper Design Automation:

WHO:

Jasper Design Automation, the leader in successful deployment of production proven formal verification solutions, today announced that president and CEO, Kathryn Kranen, will deliver the Thursday keynote address at the IP-Based Electronic Systems Conference and Exposition in Grenoble, France, on the existing challenges and needed breakthroughs for solving scalability problems around design reuse and IP delivery.

WHAT:

The Thursday keynote, entitled, “A Breakthrough in Design Reuse and Modification,” will examine how the increasing complexities of modern SoCs and short time-to-market requirements have made the efficient reuse of in-house and 3rd party IP an essential cost-saving measure. Given that some degree of modification is typically required before reuse, the root problem of efficient comprehension, modification, and re-verification in design reuse and third party IP integration will be discussed, and an emerging new technology - Behavioral Indexing - will be introduced for achieving greater IP integration and design reuse efficiencies, as well as reductions in cost and risk for new design projects.

“The internet is indexed nightly by Google and others so that users of the internet can query and source any information they want,” stated Kathryn Kranen. “A new technology, called behavioral indexing, will afford end-users of digital design IP, whether third party purchased or developed in-house, the ability to query and search their designs to understand subtle nuances and design implications at an optimal level of abstraction. Applications based on behavioral indexing promise tremendous efficiencies in IP integration, design reuse, and even design itself."

WHEN:

Thursday, December 4th, 2008, 9:00am – 9:30am

WHERE:

Room 1, World Trade Center, 5 Place Robert Schuman, Grenoble, France

For details, please visit: http://www.design-reuse.com/ip08/program/keynote_jasper.html.

WHY:

It is well-understood that IP typically requires some degree of modification for reuse, with needed modifications ranging widely: from simple mode/configuration changes, to design retargeting for a new environment, or to minor functional changes to upgrade to a new protocol or interface, and even to a major re-architecting of the design. The effective and error-free reuse of a legacy IP block/design (with or without modification) within a new ASIC or SoC requires efficient comprehension of the IP by its consumer. Unfortunately, the re-verification effort needed after the IP is modified often results in a bottleneck to the overall reuse process. Anyone interested in resolving these industry-wide concerns, and reducing complex ASIC/SOC cost and risk, will benefit from attending this keynote through greater understanding of the existing and emerging challenges, and an examination of what Behavioral Indexing can do to address and resolve them.

About Jasper Design Automation

Jasper Design Automation’s production proven formal verification solutions are used by logic designers, verification engineers and silicon bring-up teams to design, explore and debug RTL, to ensure correctness of block-level functionality and for rapid silicon validation and debug. JasperGold® Verification System delivers complete “deep formal” systematic verification, ensuring correctness of critical design features without any testbench development. JasperGold Express, a “light formal” solution, complements simulation by accelerating bug-hunting and coverage attainment. For expert help with large scale formal verification deployment, RTL exploration or post-silicon debug, please visit http://www.jasper-da.com.

Jasper Design Automation, the Jasper Design Automation logo, JasperGold, Formal Testplanner, GamePlan, Proof Accelerators, Lossless Abstractions, Formal Scoreboard, and Design Tunneling are trademarks or registered trademarks of Jasper Design Automation, Inc. All other names mentioned are trademarks, registered trademarks, or service marks of their respective companies.



Contact:

For Jasper Design Automation
Francine Bacchini, +1-408-267-6602
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Discovering Cadence Integrity 3D-IC platform
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Breker’s Maheen Hamid Appointed to SEMI ESD Alliance Governing Council
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Why Automate Traceability?
Jobs
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Upcoming Events
DVCon Europe 2021 at Germany - Oct 26 - 27, 2021
SemIsrael Expo 2021 - November 9, 2021 at Avenue Convention Center, Israel Haifa Israel - Nov 9, 2021
Semicon West Hybrid 2021 at Moscone North and South San Francisco, CA - Dec 7 - 9, 2021
67th Annual IEEE International Electron Devices Meeting at Hilton San Francisco Union Square hotel San Francisco - Dec 11 - 15, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise