Cadence Introduces Industry's First Family of MIPI Standard-Compliant OVM Multi-Language Verification IP

SAN JOSE, CA -- (MARKET WIRE) -- Dec 04, 2008 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today introduced six additional verification IP (VIP) to its Incisive® VIP portfolio, each designed to speed verification of designs based on the emerging Mobile Industry Processor Interface (MIPI(SM)) standard. This unique family of VIP -- for Camera Serial Interface, Display Serial Interface, UniPro(SM), SLIMbus(SM), DigRF(SM) v4 and the MIPI physical layer -- enables Cadence customers to swiftly and confidently verify that designs with MIPI content will work as intended and in compliance with the MIPI specification.

The introduction of the MIPI VIP family is the latest in a series of new VIP introduced by Cadence to provide customers with an extensive offering of Open Verification Methodology (OVM) VIP and unique verification and compliance automation. All Cadence MIPI VIP are OVM compliant and feature a metric-driven approach that ensures compliance to the MIPI protocol specifications. These capabilities provide customers with improved predictability to reduce schedule risks, increased productivity through reuse and automation, and high product quality from pre-packaged advanced verification and compliance capabilities.

"The fast adoption rate we're seeing for the MIPI standard reflects the significant growth of the mobile market, and Cadence is taking the lead in quickly providing the verification IP necessary to enable this adoption," said Dave Tokic, director of VIP/IP solution and product marketing at Cadence. "Our customers are telling us that our MIPI OVM VIP has allowed them to meet their quality and challenging time-to-market goals and provides confidence that they are meeting the new MIPI standards."

Cadence has long been involved with MIPI and is a contributing member of the MIPI Alliance, a collaboration of mobile industry leaders with the objective of defining and promoting open standards for interfaces to mobile application processors.

"The availability of advanced verification IP will help all MIPI adopters more easily implement our standard," said Joel Huloux, chair of the MIPI Alliance. "We are pleased with Cadence's participation in the Working Groups, and feel that their collaborative approach to the development of this verification IP has strengthened the MIPI specifications."

In addition to offering tremendous breadth in OVM testbench VIP, Cadence provides a comprehensive set of VIP classes applicable to block, module, chip and system-level verification. This includes assertion-based and transaction-based acceleration and emulation rate adapters, which are branded as Cadence SpeedBridge® products.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

Cadence, Incisive and SpeedBridge are registered trademarks, and the Cadence logo is a trademark, of Cadence Design Systems in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.

Email Contact

Review Article Be the first to review this article

Featured Video
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Intel’s new CEO: comments from media and analysts
More Editorial  
Latest Blog Posts
2021 EDACafe PredictionsEDACafe Editorial
by 2021 EDACafe Predictions
KDPOF EDACafe Predictions
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Senior Application Engineer Formal Verification for EDA Careers at California or Austin, California
Product Line Manager for EDA Careers at Multiple, North Carolina
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Entry Level Design Verification Engineer for Cirrus Logic, Inc. at Austin, Texas
Technical Marketing Mmanager for EDA Careers at Fremont, California
Upcoming Events
Si2 AI/ML Winter Workshop at United States - Jan 29, 2021
virtual DATE 2021 at France - Feb 1 - 5, 2021
SEMI Technology Unites Global Summit at United States - Feb 15 - 19, 2021
DVCon U.S. 2021 at Virtual - Mar 1 - 4, 2021
Verific: SystemVerilog & VHDL Parsers

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise