Cadence Expands C-to-Silicon Compiler With High-Level Synthesis Support for Altera and Xilinx FPGAs

SAN JOSE, CA and TOKYO -- (MARKET WIRE) -- Jan 20, 2009 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today announced the integration of FPGA-synthesis for Altera and Xilinx FPGAs with the Cadence® C-to-Silicon Compiler, its flagship electronic system-level (ESL) technology for hardware design and implementation. C-to-Silicon Compiler, recently selected as one of EDN's "Hot 100 Electronic Products of 2008," improves designer productivity up to 10 times in creating and re-using system-on-chip IP. Originally focused on ASICs, this new version of C-to-Silicon Compiler delivers the same productivity benefits to designers of system-on-chip IP blocks targeting Altera and Xilinx FPGAs.

"We are starting to use C-to-Silicon Compiler in several production ASIC designs, and are recommending it to the other Hitachi design groups," said Toru Hiyama, general manager, MONOZUKURI Innovation Operation, Hardware MONOZUKURI Division at Hitachi, Ltd. "We requested Cadence for FPGA synthesis support earlier last year, expecting more designers would use C-to-Silicon Compiler not only for ASIC designs but also for high-priority FPGA designs. We are very pleased to see FPGA support capability available on C-to-Silicon Compiler, and the quality of results using C-to-Silicon Compiler is very promising."

The C-to-Silicon Compiler was launched in July 2008 with two unique capabilities in high-level synthesis, Embedded Logic Synthesis (ELS) and a Behavior Structure Timing (BST) database. ELS uses Cadence Encounter® RTL Compiler global synthesis to help ensure high accuracy and high-quality implementation results. The BST database enables design teams to perform true incremental synthesis -- for example, re-synthesizing only the parts of the design that changed while leaving the rest of the design untouched. The latest release of the C-to-Silicon Compiler extends these capabilities from ASICs to FPGAs, with the same benefits.

"The C-to-Silicon Compiler very effectively handles mixed control/datapath designs, as well as incremental synthesis," said Steve Svoboda, product marketing director at Cadence. "In response to several customer requests this year, we applied our unique ELS technology to designs targeting the Altera and Xilinx FPGA families like we did with Cadence RTL Compiler. As a result, customers now get the same advantages with high-level synthesis whether they are targeting their designs to FPGAs or to ASICs."

"As FPGAs perform more functions within systems, there is an increasing level of interest among our customers for technologies that help reduce development times," said Chris Balough, senior director of software, embedded, and DSP marketing at Altera. "Cadence's C-to-Silicon Compiler provides an innovative approach to high-level synthesis that helps FPGA designers increase their productivity and quality of results."

"With the capacity and performance of Xilinx's Virtex-5 and Spartan-3 FPGAs, design teams are searching for high productivity and faster time to market," said Tom Feist, senior director of ISE Design Suite at Xilinx. "C-to-Silicon Compiler and its integration with Xilinx Synthesis Technology (XST) is a great start toward achieving this goal, raising the level of abstraction and design exploration above what can be found in traditional HDL flows. By expanding our collaboration with Cadence, we strive to meet the demand of our mutual customers for enhanced productivity and higher quality of results."

The Cadence C-to-Silicon Compiler is available in limited production, and is designed to work with the Altera's Quartus® II software and Xilinx Synthesis Technology FPGA-synthesis tools available from Altera and Xilinx, respectively. Its capabilities will be demonstrated in the Cadence booth during the Electronic Design and Solution Fair (EDSF) Jan. 22-23 in Yokohama, Japan.

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about Cadence and its products and services is available at

Cadence and Encounter are registered trademarks, and the Cadence logo is a trademark of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with Add to Newsvine

For more information, please contact:

Dean Solov
Cadence Design Systems, Inc.

Email Contact

Review Article Be the first to review this article

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! CEO Outlook May 18
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
SerDes Applications Design Engineer for Xilinx at San Jose, California
ASIC SoC Verification Engineer for Ericsson at Austin, Texas
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Electronics Engineer for Lockheed Martin at Sunnyvale, California
SoC Physical Design Engineer for Qualcomm at Austin, Texas
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Upcoming Events
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
Verific: SystemVerilog & VHDL Parsers

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise