Intrinsity Standardizes On Magma's Talus IC Implementation Flow for High-Speed, Low-Power Processor Cores

SAN JOSE, Calif., Jan. 22, 2009 (GLOBE NEWSWIRE) -- Magma Design Automation Inc. (Nasdaq:LAVA), a provider of chip design software, today announced that Intrinsity, a provider of high-speed, low power processors based on its proprietary Fast14(r) fast static and 1-of-N Domino Logic (NDL(r)) Technology, has standardized on Talus(r), Magma's complete RTL-to-GDSII platform, for implementation of the static ASIC portion of Intrinsity's IC design flow.

Intrinsity's decision to standardize on Talus was based on impressive results achieved using the Magma software to develop Intrinsity's latest design based on combined static and NDL technology. Talus Design's RTL synthesis, Talus Vortex's place & route capabilities and Intrinsity's Fast14 design technology enabled Intrinsity to double the frequency and take the design from final RTL to GDSII in just 48 hours. In addition, Talus Power Pro's ability to efficiently handle multiple voltage threshold (multi-VT) libraries resulted in a significant power reduction. The software also allowed Intrinsity to deliver the high-performance processor design with a significantly smaller team than is usually required using traditional approaches.

"Intrinsity is focused on enabling semiconductor companies to meet ever-increasing processing requirements of today's mobile, networking, storage and other high-speed embedded applications," said David Shippy, Vice President of Processor Engineering at Intrinsity. "The Talus system's advanced IC implementation technology helps us to continue to increase performance and reduce the power, area and development cycle of processor designs based on our ground-breaking Fast14 Technology."

"Based on the industry's only unified data model, Talus concurrently and automatically optimizes for timing, area and power, reducing iterations and increasing designer productivity. The unique system architecture coupled with a powerful interface also provides designers with the flexibility to fine-tune the optimization to ensure that parameters are met and the best possible performance is achieved," said Kevin Moynihan, general manager of Magma's Design Implementation Business Unit. "Intrinsity's ability to double the frequency and complete the flow in two days demonstrates why Talus is the ideal tool for high-speed, high-performance designs."

Talus: The Platform for High-Speed, Low-Power Designs

Magma's Talus IC implementation is a completely unified RTL-to-GDSII system with advanced capabilities for nanometer design. To address shorter time-to-market windows, Talus is the first implementation solution to multi-process the entire IC design flow. Its front-end design system provides logic designers with a fast, high-capacity, physically aware synthesis capability. Its physical design system addresses variability and multimode/multicorner complexity with new optimization, place and route, and clock tree synthesis technology. To improve manufacturability and reliability, Talus provides built-in DFM features such as redundant via and litho-aware routing for yield optimization.

The Magma platform also includes advanced power optimization and management capabilities, and implements multiple power-saving design strategies to achieve maximum power reduction. Talus integrates low-power analysis and optimization engines throughout the entire RTL-to-GDSII flow. The system supports advanced techniques such as native multi-Vt, automated multi-voltage designs, adaptive voltage scaling using concurrent multicorner optimization and multi-Vdd, and physical implementation that meet leading foundries' dynamic and leakage power requirements.

About Magma

Magma's software for designing integrated circuits (ICs) is used to create complex, high-performance chips required in cellular telephones, electronic games, WiFi, MP3 players, DVD/digital video, networking, automotive electronics and other electronic applications. Magma's EDA software for IC implementation, analysis, physical verification, circuit simulation and characterization is recognized as embodying the best in semiconductor technology, enabling the world's top chip companies to "Design Ahead of the Curve"(tm) while reducing design time and costs. Magma is headquartered in San Jose, Calif., with offices around the world. Magma's stock trades on Nasdaq under the ticker symbol LAVA. Visit Magma Design Automation on the Web at www.magma-da.com.

Magma and Talus are registered trademarks, and "Design Ahead of the Curve" are trademarks of Magma Design Automation Inc. All other product and company names are trademarks or registered trademarks of their respective companies.

FORWARD-LOOKING STATEMENTS:

Except for the historical information contained herein, the matters set forth in this press release, including statements about the performance of Magma software and Intrinsity's use of Magma's design flow, are forward-looking statements within the meaning of the "safe harbor" provisions of the Private Securities Litigation Reform Act of 1995.These forward-looking statements are subject to risks and uncertainties that could cause actual results to differ materially including, but not limited to, Intrinsity's decision to continue using Magma's software; both companies' abilities to keep pace with rapidly changing technology; and their products' abilities to produce desired results. Further discussion of these and other potential risk factors may be found in Magma's public filings with the Securities and Exchange Commission (www.sec.gov). Magma undertakes no additional obligation to update these forward-looking statements.

CONTACT:  Magma Design Automation Inc.


Monica Marmie, Director, Marketing Communications
408-565-7689
mmarmie@magma-da.com



Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise