Mentor Graphics inFact Tool Provides Plug-and-play Interoperability with OVM

WILSONVILLE, Ore.—(BUSINESS WIRE)—February 10, 2009— Mentor Graphics Corporation (NASDAQ: MENT) today announced that the inFact™ intelligent testbench automation tool now provides full support for the Open Verification Methodology (OVM 2.0). The inFact tool uses systematic algorithms, which allow it to rapidly produce unique, non-redundant test cases. When broad test coverage is important, the inFact tool’s ability to move linearly towards coverage closure can reduce test repetition by 10x, providing more complete test, more quickly.

The inFact tool provides plug-and-play interoperability with OVM compliant verification components and sequences, allowing easy creation of intelligent testbenches. OVM sequences provide a powerful modular mechanism for users to describe interesting series of stimulus transactions in a reusable way. Sequences are defined outside the component hierarchy, presenting a straightforward way to develop both directed and constrained-random test cases, without the test writer needing to know the details of how the underlying testbench was developed. Sequences are also hierarchical, so they easily model layered protocols and can also control the interactions of other sequences.

Using an approach such as the graph-based intelligent testbench automation found in the inFact tool to efficiently create verification scenarios and stimuli is a powerful way to enhance advanced verification environments. The inFact tool sequences may be used to augment or replace user-developed sequences in OVM, adding even more horsepower to your verification. When coupled with a proven methodology like OVM, that ties all the tools together, inFact accelerates coverage closure, reduces common verification headaches, and frees up resources to focus on more ambitious verification plans and higher levels of functional coverage. Ultimately, this enables the verification team to exercise the device in a far more comprehensive manner, thereby reducing defects.

About the Open Verification Methodology (OVM)

The OVM is based on the IEEE 1800 SystemVerilog standard and supports design and verification engineers developing advanced verification environments that offer higher levels of integration and portability of Verification IP. The methodology is non-vendor specific and is interoperable with multiple languages and simulators. The OVM is fully open, and includes a robust class library and source code that is available for download. Visit http://www.ovmworld.org for more information.

About Mentor Graphics

Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million and employs approximately 4,450 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com.

(Mentor Graphics is a registered trademark and inFact is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)



Contact:

Mentor Graphics
Carole Thurman, 503-685-4716
Email Contact
or
Suzanne Graham, 503-685-7789
Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Connecting Design to Manufacturing
Colin WallsEmbedded Software
by Colin Walls
Selecting a CPU
Jobs
Sr. Electrical Hardware Project Engineer for Stellartech Research Corp at Milpitas, California
Product Applications Engineer for DiCon Fiberoptics, Inc. at Richmond, California
Principal Engineer, Firmware Engineering for Western Digital at Milpitas, California
Nano-Optics Process Engineer for DiCon Fiberoptics, Inc. at Richmond, California
Mid to Senior Level Electrical Engineer for Gordon Prill, Inc at Santee, California
Team-Lead - Image Production (m/f/d) for Vexcel-Imaging GmbH at Graz, Austria
Upcoming Events
MEMS & Imaging Sensors Summit at World Trade Center Grenoble France - Sep 25 - 27, 2019
2019 Electronic Design Process Symposium at Milpitas CA - Oct 3 - 4, 2019
Embedded Systems Week (ESWEEK) at New York City NY - Oct 13 - 18, 2019
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2019 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise