Sonics to Discuss Interconnect and SoC Challenges at Multicore Expo

MILPITAS, Calif.—(BUSINESS WIRE)—March 16, 2009— Sonics, Inc., a premier supplier of system-on-chip SMART Interconnect™ solutions, announces its participation in Multicore Expo, March 16-19 at the Santa Clara (Calif.) Convention Center.

Design architects will present two papers and take part in a panel about interconnect challenges during the three-day event.

Alex Chao, director of application engineering, will speak March 18 at 3:00 p.m. on “Using Multichannel DRAM Subsystems to Create Scalable Architectures for Video SoCs.”

Steve Hamilton, application architect, will be on a panel March 18 at 4:20 p.m. entitled, “Clock and Power Domain Control/Management Challenges in a Multicore World: The Interconnect Dilemma.”

Then March 19 at 1:00 p.m., Pascal Chavet, application architect, presents a paper entitled, “Requirements for SoC Analysis from Simulation to Silicon.”

Sonics will also be exhibiting in booth 8 on the show floor.

About Sonics

Sonics, Inc. provides SoC designers with critical semiconductor IP that is uniquely designed to optimize memory access and increase SoC performance in advanced digital consumer, wireless and mobile devices. Sonics' customers see the benefits of high design predictability and increased design efficiency. The company's broad array of on-chip connectivity solutions address the growing complexity found in consumer devices with advanced voice, data and video features. Major semiconductor and systems companies, including Broadcom, Samsung, Texas Instruments and Toshiba, leverage Sonics' technology in leading products in the wireless, digital multimedia and communications markets. For more information please visit www.sonicsinc.com.

®Sonics, Inc., the company’s logo, and SMART Interconnect are registered trademarks of Sonics, Inc. All other trademarks are the property of their respective owners.



Contact:

Fast Forward Public Relations
Mary Jane Reiter, 408-725-1239
Email Contact




Review Article Be the first to review this article
Aldec


Featured Video
Latest Blog Posts
Michelle Mata-ReyesAldec Design and Verification
by Michelle Mata-Reyes
ARM-based SoC Co-Emulation using Zynq Boards
Jobs
Hardware Engineer, Board Design for Arista Networks at Santa Clara, California
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Sr. Application Engineer for Mentor Graphics at Fremont, California
Senior Software Architect Internet for EDA Careers at San Jose, California
Salesforce Technical Lead   East Coast  for EDA Careers at Cherry Hill, New Jersey
Upcoming Events
FLEX 2020 and MSTC 2020 at DoubleTree by Hilton 2050 Gateway Place San Jose CA - Feb 24 - 27, 2020
DVCon U.S. 2020 at DoubleTree Hotel San Jose CA - Mar 2 - 5, 2020
OFC 2020 - The Optical Networking and Communication Conference & Exhibition at San Diego Convention Center San Diego CA - Mar 8 - 12, 2020
DATE '2020 at ALPEXPO Grenoble France - Mar 9 - 13, 2020
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise