EVE Significantly Enhances Hardware Debugging Capabilities of Its Leading Emulation Platform

SAN JOSE, Calif. — (BUSINESS WIRE) — April 13, 2009 EVE ( www.eve-team.com), the leader in hardware/software co-verification, today announced that it is expanding the hardware debugging capabilities of ZeBu (for Zero Bugs) emulation systems by adding support for SystemVerilog Assertions, flexible probes, and complete access to all combinational signals at run-time for thorough design debugging.

“These new, advanced debugging features added to existing capabilities make our fast emulation systems the new standard for hardware design debugging,” says Lauro Rizzatti, EVE-USA’s general manager and vice president of marketing. “Already the choice for hardware/software integration for its superior speed, attractive pricing and full transactional-level support, the new functionality strengthens ZeBu’s standing as the ideal hardware-assisted design verification tool.”

Embedded and bound synthesizable SystemVerilog Assertions are supported in ZeBu emulation using EVE’s recently unveiled zFAST (ZeBu FAst SynThesis) tool. Similarly to ZEMI3, SystemVerilog Assertions improve the debugging process by accelerating the location of bugs and by minimizing the size of waveform files needed to isolate the bug.

Synthesizable assertions can be compiled into the emulator with a scope at the design, module, instance and assertion level. Assertion failures, starts and ends, and successes can be reported live or via post-processing in any mode of operation for every assertion in the register transfer level (RTL) code.

In addition to static probes and dynamic probes, the newly developed flexible probes offer broad visibility into the design, while increasing performance. Added during design compilation, the maximum number for flexible probes is higher — more than 30,000 per field programmable gate array (FPGA) — than for static probes. Flexible probes don’t affect emulation performance when they are disabled. When enabled, they generate signal waveform files at the maximum speed offered by the fastest host PC hard disk without limiting the number of cycles or stopping the emulator. Because flexible probes are fully integrated into zRun and the ZeBu C++/C application programming interface (API), system-on-chip (SoC) designers can use them in any mode of operation.

Run-time signal access and dynamic probing in ZeBu have been enhanced with the addition of simulated combinational signals that enable waveform generation of any RTL signal without adding extra logic into the design. Enhanced dynamic probes are integrated into the ZeBu run-time environment to generate a single waveform file and can be accessed interchangeably by software testbenches, providing improved debug capabilities.

Pricing and Availability

SystemVerilog Assertions, flexible probes and simulated combinational signals are available now at no cost as add-on features to ZeBu.

To learn more, visit: www.eve-team.com/products/zebu-debug.php.

About EVE

EVE is the worldwide leader in hardware/software co-verification solutions, including hardware description language (HDL) acceleration and extremely fast emulation. EVE products significantly shorten the overall verification cycle of complex integrated circuits and electronic systems designs. Its products also work in conjunction with popular Verilog, SystemVerilog, and VHDL-based software simulators from Synopsys, Cadence Design Systems and Mentor Graphics. Its United States headquarters are in Santa Clara, Calif. Telephone: (408) 457-3200. Facsimile: (408) 457-3299. Corporate headquarters are in Palaiseau, France. Telephone: (33) 1 Fax: (33) 1 Email: Email Contact. Website: www.eve-team.com.

EVE acknowledges trademarks or registered trademarks of other organizations for their respective products and services.


General Manager of EVE USA
Lauro Rizzatti, 408-457-3201
Email Contact
Public Relations for EVE
Nanette Collins, 617-437-1822
Email Contact

Review Article Be the first to review this article

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
What’s on Tap from the ESD Alliance? Plenty! Read On …
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating IP and SoC Development
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
ASIC SoC Verification Engineer for Ericsson at Austin, Texas
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Upcoming Events
Simulation World at United States - Apr 20 - 21, 2021
Virtual ASMC 2021 at United States - May 10 - 12, 2021
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
True Circuits PHY

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise