DiBcom Leverages Combined Cadence Low-Power and Mixed-Signal Solutions to Create Advanced Mobile TV System-on-Chip

SAN JOSE, CA -- (MARKET WIRE) -- May 12, 2009 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, announced today that the Cadence® Low-Power Solution and Mixed-Signal Solution models have been successfully proven in an intensive project with DiBcom, the leading provider of mobile television solutions. Together, the two companies implemented a major methodology shift resulting in the smooth and successful tapeout of a revolutionary programmable platform called "Octopus," which offers manufacturers a flexible and powerful solution to the problem of multiple standards worldwide for fixed and mobile TV.

The system-on-chip (SoC) design project took advantage of multiple Cadence design platforms to realize full integration of high-performance receiver functionality into a 65nm digital SoC. At the same time, rigorous improvements in power efficiency were implemented throughout the device using a variety of power management techniques, including power shut-down for individual design blocks of the combined digital/mixed-signal device. Advanced verification techniques were used throughout the project to ensure every stage was correct before proceeding. The end result was a first-time-right tapeout of a highly competitive and versatile platform that is fully compliant with the most widely applied mobile TV standards today, such as CMMB, DVB-T, DVB-H, DVB-SH, ISDB-T and T-DMB.

"As a market innovator in highly integrated and low-power SoCs for mobile TV applications, DiBcom invests in advanced electronic design automation (EDA) solutions that enable us to deliver very complex products to market on time and on budget. Besides providing us with critical design automation technologies, we worked closely with the Cadence Services team, which supported us to achieve the complex project requirements on schedule," said Khaled Maalej, CTO of DiBcom. "The solution deployment model was key to meeting our aggressive objectives on the present project, and leaves enormous residual value that we can apply on the next SoC design."

The deployment of the Cadence Low-Power and Mixed-Signal Solutions spanned several Cadence design platforms, including Virtuoso®, Encounter®, Allegro® and Incisive® design environments. Using a formalized solutions approach, the two companies executed an objective measurement and analysis model to mitigate risk and accelerate methodology adoption, while realizing the full potential of the solution in a working design.

"The formalized solutions model is proving to be a great benefit to our customers in the rapid evolution and deployment of mission-critical design methodologies," said Bill Heiser, group director of Solutions Marketing at Cadence. "DiBcom works within a highly competitive marketplace and needs quality support and flawless execution. This is a perfect match for our solutions strategy."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence, the Cadence logo, Allegro, Virtuoso, Incisive and Encounter are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Contact:
Dan Holden
Cadence Design Systems, Inc.
408-944-7457

Email Contact





Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Software Engineer for EDA Careers at RTP, North Carolina
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise